9/2003 10/010,954

*(a) *(Duest Friedrich eine in ich		Inventor S C [3] [1] [1] [1] [1] [1] [1] [1]
S. S		Ima.	Title Inventor Current TRef Retrieval C Inventor Thentor Inventor The Current C Inventor The Curr
	Serot Let Bower Code Code	A BAS form A BAR form 空 incape 数 food 國 HTAL	Titie Current OR Cu
최단ST - [Default EAST Workspace [Flat Panel LANDSCAPE],wsp:1] 그 Elie Yew Edi Lods Yindow Heb	D		U 1 PT P Document ID Issue Date Pages State Pages State Pages State Pages State Pages Pages State Pages

WINDS SOUTH THE PROPERTY BIG PA (C) Highlight all hit terms initially Push U ㅁ o D 10 Q 口 Fluegel, James Edward Fluegel, James Edward Reid, Jonathan David e t Reid, Jonathan David et e t Contolini, Robert J. | Shown H | Micharing | O Champs | Elittops pac | E 6 å o. Reid, Jonathan Reid, Jonathan Reid, Jonathan et al. et al. et al. et al et al Ü Retrieval Current OR Current XRef 204/227; 204/228.1; 205/96 204/199; 204/212; 205/137; 205/159; 205/105; 205/159 204/279 204/242 204/279 A BRS farm A B&R torm | Salmage | 155 | 152 | 152 | 153 | 154 || Browse || Queue || Clear 204/224R 204/224R 205/157 205/143 205/157 205/157 205/96 DB: USPAT US PGPUB including membrane partition Default operator: 0R with vertical electrical Electric potential shaping Method and apparatus for treating surface including Method of electroplating semiconductor wafer using semiconductor wafer using Method of electroplating Electroplating apparatus with vertical electrical Electroplating apparatus Method of electroplating semicoductor wafer using apparatus for holding a Title Electroplating anode Issue Date us 6179983 B1 20010130 us 20020108862|20020815 us 6627052 B2 20030930 US 6193859 B1 20010227 20001219 20000829 20000613 20001003 名EAST - [Default EAST Workspace [Flat Panel LANDSCAPE] wep:1] コ Ein ⊻ew Edt Iools Mindow Heb US 6110346 A US 6074544 A US 6162344 A ⋖ US 6126798 10/010,954 HINA D LS Failed
Saved
Favorites Ľ ū -L Tagged (0) * Fits C Dectally Ľ Tagg. Σ D Þ Σ Σ Σ Σ Σ 9/2003

D

L

ഥ U 10

D U Ľ

U

Ľ

 \Box NUM

X DI

2/EAST Browser - L26: 1636) 75 not 2411/5 6267850 B111 ag: 5 1Doc; 77/605 (501) 150 not : KWIC [to Edi Yow Iook Mindow Libb

L																									Ski sist i	01 980 LC	AL ZALLA	980, 300	e seets
1	n.	E.	ij	Ė	Ė	F.	(5) 5	ì	91224		2042.63			X (2000 T	2000-13	#2.7902.28c	300 A A A								Tall that	The Post	Falsar Sant	terit (State)	natifolds:
Sc	18b	USPAT	USPAT	USPAT	USPAT	USPAT	USPAT	3																					
		=				-		2																					
sap																													
Kind Codes Sou								8																					
Kin								ž.																					
		<u> </u>						7			_																		
۵	₽		ㅁ	╚	ㅁ		니	X,			ting																		
၁	U	Ľ		₽	ם		L	37			p1e																		
s		D.	\vdash			IΣ	I≥	3			electroplating					•													
1.000		<u>-</u> -	\vdash		-		Ľ				ele																		
P		П	U	ㅁ			ᆫ	ž		•	for			<u>:</u>															
	Ľ	u	ם	ㅁ	ㅁ		Ц	g		:				CCOR (1):															
	u	ㅁ	ш	ㅁ	ᆫ		4	ű		i. B	ret			Ö															
30	ㅁ	ㅁ	ם	ㅁ	ㅁ		٩	3		Bi rect	app(
Ŀ		П	Ü	ㅁ	בו	Ü	ᆫ	3.2.5		60 Cor	pu			i, on															
Pages 1	므	ш	ם	ㅁ	ㅁ	ני	L	Ž	098	TER: US 6267860 B1 Certificate of Correction*	Method and apparatus			icat															
liges		ļ			ĺ			ñ	6267860	13 14 16	leth	!	£	asi f															
ã	~_	23	0	_	1	_	9		ľ	ific	2		¥ .	C) a:															
e	L		_	_	1	_		Ш		BR:			stant Bxaminer - X Leeder; William T.	181															
Document ID	8 B1	7 B1	2 B1	1 81	5 B1	1 B1	0 B1			H		ដ	Examiner ; Willia	igir															
9	6280398	6280597	6274022	6274021	6270645	6267861	6267860	Ш		O E E		KWIC	BXe.	ŏ															
Doc								Ш	ö	H-H-			ant	2 ng															
	85	8	5	85	5	85	g S		US-PAT-NO:	DOCUMENT-IDENTIFIER:	I.E.		Assistant Leadei	Current US Original Classification - 205/96															
	63	68	69	0,	7.1	72	73	-	ģ	စ္က ႏ	TITE	ł	Ass	Cur															
۲				=	'n		_	=1			==			~~~		۲۸ -	- A	- C =	- FT	ā ,-	AR A	R 423 45	a 47 4	# 4	A	<u> </u>		53	
					1	છા	K,	9	* 4	F f	Î	* * *0	ി ക	ଚଉ୍ଦ	උඋ	4 3	1 o	€ E	1	(0	æ e	5 🗀 🖰	9 🕰 C	8 6		- 5		٠,	

US 6,267,860 B1

In a preferred arrangement, the plating rack is capable of accommodating multiple factolis defection that acach contrib multiple parts. The flax circuits were arranged in rows. The power conductive members (15, 14, respectively) ras vertically a rach edge of the rack and horizontally above and below each row of parts, per the referenced disclosure. Contacts from the conductive members to the flaxible circuits are presidented along the edge of the circuits section, we contacts per toolists. zontal conductive member.

member. More current was passing through the top hotozonal conductive member contacts than the bottom borizontal
of the amount of bedrical charge passed, the plating thickness in the focusions of higher current flow with the thicker, no
This is so even though the core 14, 13 is preferrably of
sufficient size to provide substantially resistance free conduction of high plating currents for reducing plating oneuniformally when using a plurally of second opening 18.
The conductive members 14, 15 are preferably of sufficient 25
size to provide substantially resistance-free conduction of
high plating currents, similar to conductive members used in
other portions of an electroplating system. During the electrical modeling of this structure a disparity in plaing current was found between the contact located at the junction of the top most horizonal conductive member to vertical conductive member contact position and the center circuit section on the bottom horizontal conductive

In FIG. 44, the structure is shown assembled to a workplece 30 and in FIG. 48 the structure is shown in an exploded view to make the individual components more visible. As thown in FIG. 44 the supporting structure 10 and cure 13 with insulative surface 12 has an opening 18 exposing an area 29 of core 15. An electrical contact 33 is positioned such as to as coon electrical contact with workpiece 50, and a second electrical contact with workpiece 50, and a contact with 15 through area 29. Shown in FIGS. 4A and 4B are a second contact structure.

preferably an elastomer material such as VITON¹⁷⁴ and is preferably in contact with Weytpiece 50 and contact 33 as shown in FIG. 44. VITON is a trademark of E.I. ch Pour de Nemours & Co., inc. The insulative gaster may also be made inflatable as a way to bring it into contact with contact 33 and wortpiece 50. Workpiece 50 may be a circultized or uncircultized substrate, a circuit board, or any other object on which one wishes to add or remove material by electroplating including noble metal plating and/or adding dendrites. Electrical contact 33 may have dendrites or other engineered surface treatments on its surface 22 for better electrical contact where it comes in contact with workpiece 50 as shown in FIG. 4B. Electrically insularive gasket 24 is positioned about contact 33 and provides a seal to prevent electroplating fluid from connecting it when the contact 33 is making electrical connection to the workplece 50. Various methods are pos-sible for bringing the electrical contact 33 into electrical connection with workpiece 50. For example, various spring arrangements or a thumb screw attangement 26 as shown in FIG. 4A can be used with a spring member 34 and a resilient material 36 to assist in holding workpiece 50 in contact with electrical contact 32. Thumb secrew arrangement 26 or other uer 33 and workpiece 50 would typically be electrically isolated from conducting cores 14 and 15. Insulative gasket 24 may be made of any electrically insulative material but is means for affecting the normal force contact between con-

In accordance with the present invention, a resistor is provided between electrical conductive members 14, 15 and

the wortpiece 50. In the arrangement disclosed herein, electrical contact 33 can act as the resistor, also referred to herein as the dropping resistance. In previous arrangements, the size of electrical contacts to the wortspiece was manifested to the marked and the material resistivity was minimized believing a minimum total resistance between the wortspiece and power distribution would provide the most uniform plating. In accordance with the present investigation, as rated of the dropping resistance to the conductive member resistance is the maximum resistance to two member resistance is the maximum resistance from one second contact 32 (see FIGS. 4A and 4B) to another second contact 32 (see FIGS. 4A and 4B) to another second contact 32 which are positioned within openings 18 of FIG.

13. The resistance of the reason 33 is determined by the resistivity of the material used and its dimensions. The electrical resistance of conductor of uniform orans section is the resistivity of the material used and its dimensions. The leading divided by the cross-sectional area using consistent using the state of shourt 18 E⁻² ohm meters. Accordingly, use of a material was material as the resistivity of the meters. Accordingly, use of a material washing the physical discussion as a bower reasistivity material. Maintaining the physical size of the becrived connect 33 by increasing the material resistivity instead of the physical size of the councils makes it possible to use existing plating equipment while implementing the present invention. × ន S

it is preferred that the material employed have a resistivity of at least about 15 E⁻⁰ ohm meters and more preferrably at breast about 15 E⁻⁰ ohm meters. Preferred materials include breast, thankinn and stabless steel and more preferably intention that to its resistivity and being generally chemically intention the patients bearing the patients are proported in addition, the resistors does not actually use addition of these dropping resistors does not actually use additional electrical powers of the plainty hence, the plainty betha are morant of power of sistering or relatively small mornious of mornious of the present in continuous of the present in the plainty and the dropping resistors at the present dissipated by the heaters. Since the power consumed by the heaters. Since the power consumed by the heaters. Since the power of the plainty pression are proportional to the plainty and plainty plainty the plainty parameters.

1, the vertical conductive frambers have cross sections of 1.5 by 1 inch and borizontal conductive members of 0.3 inch by 1 inch in FIG. 2, the vertical conductive members thave cross-sections of 1.5 by 1 inch and horizontal conductive members of 1.5 inch by 1 inch and horizontal conductive members of 1.5 inch by 1 inch As illustrated in FIGS. 1 and bution range across the plating rack. In particular, the inherent current non-uniformity for the design analyzed can be as high as 15% without dropping resistors or be reduced. FIGS. I and 2 are graphs for two different plating racks illustrating current distribution range across the rack in percent versus ratio of dropping resistor to bus bar. In FIG. 2, the ratio of dropping resistor to conductive member resistances is typically at least about 10:1 to provide distribe as high as 15% without dropping resistors or be reduced to less than 1% depending on the magnitude of the dropping S. 8 S

FIGS. I and 2 show the effect of this dropping resistor on the plating current ratio across the plating rack and workpieces mounted thereon, that a dropping resistor of only 8

who illing of the NANO

10 Start | S 60 SS

204/230.2 204/230.2 205/758 205/87 205/80 204/297.13 Prinary Examiner—Kathyn Gorgos Assistan Examber—Willian T. Lealer (74) Attorney, Agent, or Firm—Comolly, Bow. Lodge & Hut, LLP, Lawrence R. Fraley, Esq. Electrolytic plating of a workpiece is enhanced by providing a resistor between the workpiece and electrically conductive support member. US 6,267,860 B1 Jul. 31, 2001 19 Claims, 6 Drawing Sheets U.S. PATENT DOCUMENTS References Cited (10) Patent No.: (45) Date of Patent: 3,531,392 • 9/1970 S 3,592,754 7/1971 A 4,786,384 11/1988 G 4,728,654 5/1999 H 5,024,732 6/1991 H 5,759,363 • 6/1998 H clted by examiner 8 용) Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. C25D 17/04 204/297.1; 204/297.13; 204/DIG. 7 William Louis Brodsky, Binghamton, NY (US) International Business Machines Corporation, Armonk, NY (US) United States Patent METHOD AND APPARATUS FOR ELECTROPLATING Jul. 27, 1999 Appl. No.: 09/361,728 Inventor: Brodsky Assignee: Int. Ci.' U.S. Cl. Notice: Filed: (58) Ē € **₹** હ a a as (12) USPATE
US USPAT : ra - 1.26; [686] 25 not 24 I US 6267860 B I I Lag: S I Doc: 72/686 [500 I ED] Format : KWIG - Lost Window Heb Method and apparatus for electroplating םם D. Current US Original Classification - CCOR (1): $\frac{205/96}{}$ Ľ ㅁ DOCUMENT-IDENTIFIER: US 6267860 B1 ים בו 0 0 0 ₽ U ╚ C : E Assistant Examiner - XA Leader; William 10/010.954 US 6280597 B1 US 6270645 B1 US 6280598 B1 US 6274022 B1 6267861 B1 US 6267860 B1 US 6274021 B1 KWIC Ma Stori O 45 CO II US-PAT-NO: 60 TITE: 9/2003 89 69 **3** *4* 4 1 0 9 B 1 2 0 6 6 6 6 6 6 6 6 6 6 6 6 **₹**ŋ酉 ₽000 凸凸 O E F × 予 J T 주 Ele B

10/010.954 9/2003

2

US-PG USPAT USPAT USPAT USPAT USPAT USPAT In one embodiment, the diameter of the flange central aperture is less than In one embodiment, the diameter of the cup central aperture. The annulus of the flange thus extends under the edge region of the wafer surface and reduces the electric current flux to this edge region during electroplating. This, in turn, reduces the thickness of the deposited electrically conductive layer on the edge region of the wafer surface. Of importance, the thickness of the deposited electrically conductive layer on the edge region of education the use of this very The flange can further include a plurality of apertures extending through the cylindrical wall of the flange. By locating these apertures adjacent the cup and near the edge region of the wafer surface, air bubbles entrapped on the wafer surface can readily escape through the apertures. To further enhance removal of entrapped air bubbles, the wafer can be rotated while the plating solution is directed towards the center of the wafer surface. In accordance with another embodiment of the present invention, a method of depositing an electrically conductive layer on the wafer surface includes providing a cup etteched to a flange, the cup having an inner perimeter which defines a cup entral aperture, the flange having an annulus. The wafer is then mounted in the cup so that the wafer surface is exposed through the cup contral aperture, the flange are then placed into a plating solution contacting the wafer surface. An electrical field and electric current flux is then produced between the wafer surface and an anode in the plating solution wherein the annulus of the flange shapes the electric current flux and reduces the thickness of the deposited electrically conductive layer on the edge region of the wafer surface. Brief Summary Text - BSTX (11):
In accordance with the present invention, an apparatus for depositing an accordance with the present invention of a substrate such as a wafer electrically conductive layer on the surface of a substrate such as a wafer comprises a flange. The flange has a cylindrical wall and an annulus extending inward from the cylindrical wall, the annulus having an inner perimeter which Kind Codes defines a flange central aperture. The apparatus also includes a <u>cup</u> for supporting the wafer along a peripheral region thereof. The <u>cup has a cup</u> central aperture defined by an inner perimeter of the <u>cup, the cup</u> being positioned above the flange. shaping apparatus for holding semiconductor wafer during electroplating ם ㅁ ш 28. EAST Drowser + L7; (8) 6 and 1 i US 6193859 B1 i Tag: S i Doc; 2/8 (SORTED) | Format ; KWIC IΣ IΣ Σ Ď D ㅁ Ü Electric potential us 6193859 Brief Summary Text - BSTX (16): נו Brief Summery Text - BSTX (12): Brief Summary Text - BSTX (14): Ľ 13 172 ø 20020108862 A DOCUMENT-IDENTIFIER: Document ID US 6179983 B1 US 6193859 B1 US 6162344 A US 6126798 A US 6110346 A US 6074544 A KWIC US-PAT-NO: 80 TITLE **49 49** ● **3** #

United States Patent Contolini et al. (<u>12</u>)

US 6,193,859 B1 Feb. 27, 2001 (45) Date of Patent: Patent No.: 9

Prusak et el. . Bacon et el. .

ELECTRIC POTENTIAL SHAPING APPARATUS FOR HOLDING A SEMICONDUCTOR WAFER DURING ELECTROPLATING 3

204/281 204/DIG. 7 204/23 204/15 204/4 204/224 R 204/23 204/23 Hadersbeck et al. Stierman et al. Schaur et al. 8/1983 1/1986 9/1987 9/1987 8/1989 11/1989 11/1989 6/1990 6/1990 Patton, Portand; Jingbin Feng, Tigad; Steve Tastjes, West Linn, all of OR (US); John Owen Dukovic, Picasanville, NY (US)

Inventors: Robert J. Contolini, Lake Oswego; Jonathan Reid, Sherwood; Evan

છ

O E S

* ¥ î Ŷ Ť **4** 10 Ø

204/15 204/15 204/297 W 204/297 R Stierman et al. Mayer et al. 4,54,832 4,545,832 4,567,735 4,567,735 4,567,735 4,567,735 4,567,735 4,575 4,575 4,575 5,006,875

(List continued on next page.) OTHER PUBLICATIONS

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Notice:

ε

Novellus Systems, Inc., San Jose, CA (US); International Business Machines Corporation, Armonk, NY (US)

Assignees:

3

"Upside-Down Resist Coating of Semiconductor Wafers", IBM Technical Disclosure Bulletin, vol. 32, No. 1, Jun. Evan E. Patton, et al., "Automated Gold Plate-Up Bath 1989, pp. 311-313.*

Specifications", Tektronix

Moril Firm-Skjerven Scope Document and Machine Specification Confidential, dated Aug. 4, 1989, pp. 1-13. Primary Examiner—Donald R. Valentine (74) Anorney, Agent, or Fim MacPherson LLP; David E. Steuber

Division of application No. 08/970,120, filed on Nov. 13, 1997, now Pat. No. 6,159,354.

8

Related U.S. Application Data

May 7, 1998 Appl. No.: 09/074,624

Filed:

8

3

C25D 17/00; C25B 9/00

ABSTRACT

(23)

204/237, 279;

U.S. Cl. Field of Search

£88

Int. Ci.'

cylindrical wall. The annulus shields the edge region of the wafer surface during electroplating reducing the thickness of the deposited electrically conductive layer on the edge region. Purther, the cylindrical wall of the flange can be provided with a plurally of apertures adjacent the wafer allowing gas bubbles entrapped on the wafer surface to An apparatus for depositing an electrically conductive layer on the surface of a wafer comprises a flange. The flange has a cylindrical wall and an annulus strached to a first end of the 204/224 R; 204/279 204/224 R, 212, 04/237, 279; 205/157, 96

204/15

U.S. PATENT DOCUMENTS

References Cited


(20)

X05/151 X

29 Claims, 12 Drawing Sheets

204/25 204/23 156/345 204/24

Hovey Grandla et al. Aigo Murphy et al. Whitchurs



Description Text - DRTX (3):

Ma Start | O G G IN

Drawing

Eight (8) pages of data absens (beliaved dated earlier than 11, 2000) for Chomenics products.
Five (5) ages of schematics for Buckled Beam, Utbuckled Beam, Contact A Series, Contact E Series and Phangers (believed dated prior to Dec. 12, 2000).
Five (5) pages (4-29, 4-30, 1-7, 5-48 and 4-1)) from Sabre marmals (believed dated earlier than Nov. 21, 2000). An electrodeposition apparatus for depositing material on a surface of a substrate. The electrodeposition apparatus includes at least one contact for vertically counseiting the substrate and providing electrical connection to the substrate. The at least one contact does not scratch the surface of the substrate to be plated. A voltage source is connected US 6,627,052 B2 Sep. 30, 2003 Primary Examiner—Donald R. Whentine (74) Anomey, Agen, or Firm—Joseph P. Abste 15 Claims, 5 Drawing Sheets OTHER PUBLICATIONS 2/2000 Reid 2/2000 Broadbent 5/2000 Rathors 6/2000 Reid et al. 10/2000 Patron et al. $\widehat{\pm}$ ABSTRACT (45) Date of Patent: to the at least one contact. (10) Patent No.: ရှ · cited by examiner 5,000,827 A 5,980,706 A 6,004,440 A 6,024,857 A 6,027,631 A 6,069,068 A 6,074,544 A 6,139,712 A **3**2 2 \$ 63 2 69B Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. C25D 17/00; C25B 9/00 204/224 R; 204/279 204/224 R, 279 Inventors: James Edward Fluegel, Rhinebeck, NY (US); Peter Stavens Locke, Hopewell Junction, NY (US); Puel-Ying Vu, Hopewell Junction, NY 69A~ 8 International Business Machines Corporation, Armonic, NY (US) ELECTROPLATING APPARATUS WITH VERTICAL ELECTRICAL CONTACT United States Patent U.S. PATENT DOCUMENTS Prior Publication Data US 2002/0108862 At Aug. 15, 2002 References Cited Dec. 12, 2000 Appl. No.: 09/734,830 2 lat. Cl.⁷ Field of Search Fluegel et al. 33 59~ Assignee: U.S. C. Notice: Filed: a (12) ₹ (₹ $\widehat{\mathbb{C}}$ S (25 (8) (95) 3 છુ હ 6 USPAT bile laminary invariant provides an apparatus for depositing material, the present invariant provides an apparatus for depositing material particul contacting the substrate apparatus includes at least one electrical contact for contacting the substrate and providing an electrical connection to the substrate. entireties herein by reference. When a Cu seed Layer is for the "z" motion required for sealing the wafer in the clemshell providing an electrical connection to the substrate. The at least one terms is movement only in a vertical direction with respect to the substrate. An electrodeposition apparatus for depositing material on a surface of a substrate. The electrodeposition apparatus includes at least one contact for vertically contacting the substrate and providing electrical connection to the substrate. The at least one contact does not scratch the surface of the substrate to be plated. A voltage source is connected to the at least one Le do enough damage to cause large variations in plated film thickness. the actual contact point located at the end of a "moment arm" induces 1, be it slight, amount of motion in the "x" direction in order to Kind Codes layer during plating. These known contact arrangements have contact points located, for example, at the ends of(120) short "arms." These arms take up compression when, eg, sealing the wafer in a "clambell" for electroplating see, for example, known electroplating tools such as the SARE Electrofill Bystem marketed by Novellus Systems, Inc, San Jose, Calif. See, also, U.S. Pat. No. 6,074,544 (Method Of Electroplating Semiconductor Wafer Using Pat. No. 6,139,712 (Method Of Electroplating Semiconductor Wafer Using Pat. No. 6,139,712 (Method Of Depositing Metal Layer), which are both arrangements used in a typical greater than 1000 A thickness, these contacts don't pose a serious problem. However, as the industry moves to thinner and thinner seed layers, these Electroplating apparatus with vertical electrical for electroplating. When the movement in the "x" direction occurs, it scratches across the seed layer reducing the number of good electrical The present inventors believe that contact arrangements used in a ty electroplating apparatus cause slight imperfections on the copper (Cu) Electroplating apparatus with vertical electrical contact er - L13; [1] 11 and 9 | US 6627052 82 | Tag: S | Doc: 1/1 (SORTED) | Format : KWIC n s c **B**2 us 6627052 Brief Summary Text - BSTX (7): Document ID V Pages 111 Brief Summary Text - BSTX (5): 6627052 contact · Mirbos Abstract Text - ABTX (1): 10 US Patent No. - PN (1): 6627052 incorporated in their DOCUMENT-IDENTIFIER: 10/010.954 US 6627052 BZ KWIC ਤ 2 TITLE - TI certain, UB-PAT-NO: M Start | S & Heving TITLE: end 9/2003 **3 4 ∄ ₽** Ø ୟ ଚେବ୍ଦ ଅଘ 10 **S** 4 4 7 M × ₽ Î Ŷ **4** 🕦

- F. F. S.

10/010.954

9/2003

I USPAT The present inventors believe that known contact arrangements cause slight imperfections on the copper (Cu) seed layer during plating. These known contact arrangements have contact points located at the ends of, eg, 128 short arms. These arms take up compression when, eg, sealing the wafer in a clamshell for electroplating. See, for example, known electroplating tools such as the SABRE Electrofill System marketed by Novellus Systems, Inc., San Jose, Calif. See, also, previously incorporated U.S. Pat. Nos. 6,074,544 and 6,139,712. When the Cu seed layer is greater than 1000 A thickness, this doesn't pose a problem. However, as the industry moves to thinner and thinner seed layers, these contacts do enough damage to cause large veriations in pated film thickness. Having the actual contact point located at the end of moment arm induces a certain, be it slight, amount of motion in the "x" direction in order to accommodate for the "z" motion required for sealing the affirmation of the clambhall for electroplating. When the movement in the "x" direction cours, its scratches across the seed layer reducing the number of alectroplating appearatus cause slight imperfections on the copper (Cu) seed layer during plating. These known contact arrangements have contact points located, for example, at the ends of 128 short "arms." These arms take up compression when, eg, sealing the wafer in a "clamablell" for electroplating see, for example, known electroplating tools such as the SABRE Electro-fill System marketed by Novellus Systems, Inc. 3 sho Jose, Calif. 3 see, also, U.S. Pett. No. 6,074,544 (Method Of Electroplating Semiconductor Wafer Using Variable Currents And Mass Transfer To Obtain Uniform Plated Layer) and U.S. Pett. No. 6,139,712 (Method Of Depositing Metal Layer), which are both incorporated in their entireties herein by reference. When a Cu seed layer is incorporated in their entireties herein by reference. When a cu seed layer is Howard than 1000 A thickness, these contacts do enough damage to chainer and thinner seed layer; these contects do enough damage to cause large variations in plated film thickness. Having the actual contact point located at the end of a "moment arm" induces a certain, be it slight, amount of motion in the "x" direction in order to accommodate for the "z" motion required for sealing the wafer in the clamshell streamshell the screen serioss the seed layer as across the seed layer reducing the number of good electrical Electroplating apparatus with vertical electrical The present inventors believe that contact arrangements used 00 28 EAST Browser + L7: [8] 6 and 1 | US 6527052 82 | Tag: S | Doc: 178 (50ATED) | Format : KWIC ÞΣ D. Σ ĺΣ ם ם Ш u Ľ ㅁ ם Detailed Description Text - DETX (8): US 6627052 BZ U ם Ľ Ľ L Ľ L 6627052 Summary Text - BSTX (5): contact good electrical connections. 72 77 8 17 00 DOCUMENT-IDENTIFIER: 28 2507233 BZ UB 6193859 BI 6179983 B1 US 6162344 A 6126798 A 6110346 A US 6074544 A KWIC connections US-PAT-NO: 65 85 80 TITLE: Brief

ଚେବାଦ ପଦା

US 6,627,052 B2

tive elastomet) could continuously engage a substrate about its perimeter. According to the present invention, a plurality of contacts could be a transped around the substrate. The plurality of contacts could all be separate structures. Such contacts may considered to be discontinuous. Alternatively, a single contact (eg. an electrically conduc-

> USPAT USPAT

USPAT

USPAT

O E F

* Ŧ Î Î 7 **4** 1 4

according to the present invention can provide electrical contact to a substrate without damaging any of the upper surface of the substrate where material is to be electrode-As can be seen in FIG. 5B, press fitted plin contacts

with corrosion resistant conductive rubbet to take up the compression of the clamshell and to tail 128 pius to a cummon connection. In the case of the "bruckled beam", (FIG. 7B), all plus should be wired together (shorted) before effecting the connection to the negative output lead of the either single point contact (eg. pin 11, 11A) or continuous contact (eg. conductive elastomer). FIGS. 6, 7A and 7B according to the present invention. In the case of the straight pins or "unbuckled beam," (FIG. 7A), they could be backed illustrate various examples of embodiments of contacts The shape of a contact according to the present invention may vary, depending upon the embodiment, but must make power supply 65. ğ

The embodiment illustrated as FIG. 4 makes contact at single points where the contacts touch the seted layer. On the other hand, the conductive, clastomet. T3 embodiment illustrated in FIG. 3C may make contact all about its happ with the seed layer and the substrate. The conductive classomer to E having conductive filler IIE is, eg. a CHO-SEAL conductive classomer marketed by Chromerics, Inc., woburn, Mass.

of the contacts, the structure of the contacts may also wary.

Along these lines, the composition of the contacts may wary.

According to some embodiments, the contacts may be made of copper, According to other embodiments, the contacts may be made of standers seed. The contact or contacts may also be made of other materials. Along these lites, the contact(s) may also include a mixture of copper and beyth-In addition to varying the number, arrangement, and shape

contact or portion of the contacts that engage the seed layer and/or substrate may have a coating of o.R., nitrides of tentulum, gold, rhodium, sud/or thanivan nitride with TI overlay, in other words, TIN/TI. Examples of mirrdes of antalum include hexagonal-TaN and cubic-TaN. Additionally, portions of the contacts may be made of other materials. For example, the entire contact or just a portion of the contact that contacts the substrate and/or seed layer may be coated with another material. For example, the

4 1 0 9 B 1 2 0 6 6 6 6 6 6 6 6 6 6 6 6

be coated with another material. For example, the contacts may be coated with an elasometric coating such as VITON, or polymers, such as PITE or PVDF (polywhylidene flueride) and their like. The U polymer coating may be deposited on the contacts in order to prevent wasteful metal Regardless of the composition of the contacts, they may deposition in this region.

8 2 The backside of the substrate, that side of the substrate that does not include the seed layer, may be sealed by a seal (not shown). The seal could also be an O-ring type of scal. Whether a contact is made of copper, stainless steel, or any other electrically conductive material(s), such contacts could be coated with ca-Ta, nitrides of tantalum, gold, rhodium, and/or titanium nitride with II overlay, an elasto-

The present invention includes a plating apparatus. A plating apparatus according to the present invention includes a plating apparatus according to the present invention includes at least one contact such as those described above. FIG. 3 illustrates an embediment of a plating apparatus according to the present invention including one embediment of contacts according to the present invention. The seal, wafer, and spring may be clamped into position by a clamp. The seal may be utilized to help prevent electrolytes from coming into contact with the backside of the substrate.

The present invention also includes a method for depositing material on a surface of a substant. The method includes engaging the substant on which material is to be deposited with at least one contact movable only in the vertical direction. The aleast one contact vertically contacts the substants and provides an electrical connection to the substants without obscuring the surface of the substants to be plated. A voltage source may be connected to the it least one contact. The contacts and paining apparatus may be provided substantially as described above. The at least one contact may be biased into confect with the substrate.

As saured above, the material being deposited may be deposited over the entire surface of the substrate that it is desired the material be deposited. This is at least in part due to the fact that the contexts according to the present layer tion observer the surface of the substrate on which material is being deposited. The at least one contact may be retracted. A courter of the substrate may also be engaged by the at least one contact. Also, the contact may be used to electrocich or electropolish metals on a substrate. In this case, the contacts are rendered amodic. . 8 Ħ

or uses of the invention. Accordingly, the description is not intended to limit the invention to the form disclosed herein. Also, it is intended that the appended claims be construed to include alternative embodiments. describes the present invention. Additionally, the disclosure shows and describes only the preferred embodiments of the invention, but as aforementioned, it is to be understood that 33 the invention is capable of use in various other combinations, modifications, and environments and is relevant art. The embodiments described hereinabove are flurher intended to explain best modes known of practicing the invention in such, or other, embodiments and with the various modifications required by the particular applications The foregoing description of the invention illustrates and inventive concept as expressed berein, commensurate with the above trachings, and/or the skill or knowledge of the the invention and to enable others skilled in the art to utilize capable of changes or modifications within the scope of the \$ 2

1. An apparatus for depositing material on a surface of a substrate, comprising: What is claimed is:

at least one electrical contact movable only in a direction for engagement with said surface substrate, and

a voltage source connected to said at least one electrical contact, wherein said at least one electrical contact is a buckled beam contact.

2. An apparatus for depositing material on a surface of a substrata, comprising:

at least one electrical contact movable only in a vertical direction for engagement with the surface of said substrate, and

contact, wherein said at least one electrical contact comprises an electrically conductive elastomer.

3. An apparatus for depositing material on a surface of a a voltage source connected to said at least one electrical

substrate, comprising:

FIG. 3 is a diagrammatical view of an electroplating apparatus 30 having a wafer 36 mounted therein, and a vertically movable contact carrier C with fixed electrical contacts (eg, contact pins) in accordance with the present

Detailed Description Text - DETX (11):

3 *8*

(2) Exploin. | O Clessop. | S Dogs p... | B Now ca.

M Inbox

|图1034 pt.| 图New.cc.| 理Repub.. | 图100000. | 图100100. | 图100100. | 图100100. | 图100100. | 图16451-.. | 列 E451-.. | 列 E451-.. |

*

Î

ALEAST Bro

KWIC

6666666

Current US Cross Reference Classification 204/290.1 **49 49 ●** 3 8

<u>4</u>

Current UB Gross Reference Glassification - 204/290.12

USPAT USPAT USPAT ĺΣ Σ 2 L u 16 4 UB 5584975 A UB 4923583 A 4695359

5

Blectrode elements for filter press membrane

US 4923583 A

electrolytic cells

filter press membrane electrolytic cell employing a half

A 0.15 square motor filter press membrane electrolytic cell employing a half anode and a half cathode was fabricated. The electrodes were formed by utilizing diffusion bonding of a mesh electrode surface to generally vertical electrical conducting elements or blades and the blades to the backplates. The electrical conducting elements or blades and the blades to the backplates. The electrical swere mounted to copper conducting plates with adhesives. The titenium anode subunit was bonded to its conducting plate using the copper-falled, single-component poory of Example VI, after the maxing surfaces were cleaned as described in Example I. A conductive costing of the type identified in Example III that lowers the electrical resistance was applied to maxing the conducting blades prior to maxing the conducting blades prior to maxing the conducting blades prior to electrode subunit of nickel adhesively bonded to the copper conducting plate The conductive mployed a pressure contact commercially under the with a two-component, low viscosity, non-conductive epoxy adhesive system combined with a conducting costing that lowers the electrical resistance between the subunit backplate and the copper conducting plate. The conduc backplates and the copper conducting plates also employed a um copper sold

Current US Original Classification - CCOR (1):

oint that is a silver plated beryli

ELECTROMATE tradename

ੌ Cross Reference Classification -Current UB (204/279 8 - SCXR Classification Reference Current US Cross 204/280

9 SCXR Reference Classification Current US Cross 204/208.2 CCXR (5):

4,235,331 11/1980 1 4,226,331 7/1981 1 4,203,370 12/1981 1 4,204,490 12/1981 5 4,311,249 4/1982 5 4,311,249 4/1982 5 4,314,470 4/1983 F 4,314,468 10/1983 F 3 ELECTRODE ELEMENTS FOR FILTER PRESS MEMBRANE ELECTROLYTIC CELLS Woodard, Jr. et al. [54]

Kind Codes

n s n

May 8, 1990

Date of Patent:

Kenneth E. Woodard, Jr., Cleveland, Temr.; Julius C. Fister, Jr., Hamden, Conn.; David L. Falt, Cheshire, Conn.; Robert A. Dean, Guilford, Inventors:

23

Olls Corporation, Cheshire, Conn. Assignee

28/195

OTHER PUBLICATIONS

Rosenthal 204/290 Woodard, Ir. et al. 204/290

795,013 Appl. No.:

Alm. "Diffusion Bonding Part I", Mechanical Engineering, May 1970, pp. 24-23.
European Patent Publication No. WO84/02537 published Jul. 5, 1984 to Abrahamson et al.
Arricle entitled, "Condustive Adhenives, Ints and Coating" by Dr. Justin C. Bolget, Robert J. Astille and Silvio L. Morano. 204/286, 204/290 R; 204/291; 204/293; 204/290 R; 224/193; 228/194; 228/194; 228/195 C25B 11/02 Nov. 4, 1985

List. Cl.

[52]

Filed:

[3]

Field of Search 204/252-234, 204/257-234, 204/267, 268, 279, 286, 290 R, 290 F, 286, 291, 291, 292, 228/193-195

[58]

Autinan Examiner-Kathryn Gorgos Attanes, Agun, or Firm-Ralph D'Alessandro

ABSTRACT

5

Primary Examiner—John F. Niebling


U.S. PATENT DOCUMENTS References Cited

<u>36</u>

228/193 29/470.9 204/254 228/193 228/118 4/1968 5/1969 3,380,908 3,444,608 3,493,413 3,555,667 3,789,498 3,859,197 4,081,901 4,220,276

An electrode is provided which is formed by the metal-lurgical bonding technique of diffusion bonding the bachplare, conductor elements and electrode surface together, then applying the catalytic conting to the electrode surface, and bonding the backplate to an elec-trical conducting plate.


33 Caims, 2 Drawing Sheats



|公園の公司の日本の日本の日本の 1246PM || Blicker... | (2) Explor... | Charge | Stay p... | Charge | Blocker... | Blocker... | Stay p... | Charge | Blocker... | Charge | Blocker... | Blocker... | Charge | Blocker...

USPAT USPATA USPAT USPAT USPAT USPAT results across the plating surface which contributes to uniform plating thickness. To provide a uniform current distribution between each of the contact pins 56 of the radial array configuration of cathods contact member 52, both during the plating cycle on a single substrate and between substrates in a plating two of multiple substrates, an external resistor 88 is connected in series with each contact pin 56. Fig. 4 is a schematic diagram of the electrical circuit representing the electroplating system through each contact member 52 and the external resistor 80 connected in series with each contact pin 56. Ereferably, the resistance value of the external resistor (NE sub.EXT) 58 is greater than the resistance of any other Typically, one power supply is connected to all of the contact pins of the cathode contact member, resulting in pscallel circuits through the contect pins. As the pint-o-substrate interface resistance varies, between pin locetions, more current will flow, and thus more plating will occur, at the site of lowest resistance. However, by placing an external resistor in series with each contect pin, the value or quantity of electrical current passed through each contect pin, the value of the external resistor, because the overall resistance of each contact pin substrate contact plus the control resistor beanch of the power supply to substrate circuit is resistive component of the circuit. As shown in FIG. 4, the electrical circuit through each contact pin 56 is represented by the resistance of each of the components connected in series with the power supply. R.sub.E represents the sistance value of the external resistor (N.sub.EXT) is greater than the total R.sub.E, R.sub.A, R.sub.A, R.sub.C, e.g., Egt;l .OMEGA. and preferably t; S. OMEGA. The external resistor 58 also provides a uniform current Detailed Description Text - DETX (9):
As each substrate is plated, and over multiple substrate plating cycles, the substantially equal to that of the control resistor. As a result, the variations in the electrical properties between each contact pin do not affect the current distribution on the substrate, and a uniform current density solution. R. sub. A represents the resistance of the electrolyte adjacent the Kind Codes resistance of the electrolyte, which is typically dependent on the distance circuit representing the substrate plating surface within the double layer and the boundary layer. between the enode and the cathode and the composition of the electrolyte Electro-chemical deposition system and method of electroplating on substrates R.sub.8 represents the resistance of the substrate plating surface, represents the resistance of the cathode $\overline{ ext{contacts}}$ 56. Preferably, t igt;5 .CMEGA.. The external resistor 58 also provides a uniform listribution between different substrates of a process-sequence. ם ם ╚ Drawing Description Text - DRTX (8):
PIG. 4 is a schematic diagram of the electrical circuit re
electroplating system through each contact pin and resistors. 2]:EAST Browser - 1.19: (16) 18 and 1 | 105 6261433 81 | Tag: S | 0 oc. 2/16 (50A1ED) | Format : KW/IC Σ Ľ 2 D. ĺΣ ıΣ DOCUMENT-IDENTIFIER: US 6261433 B1 u Ľ Ľ ים Description Text - DETX (8): ഥ Ľ L ш Pages 41 ш ₽ 23 B DOCUMENT-IDENTIFIER: US 6261433 B1 US 6143190 A US 4425194 A UB 5595637 A UB 5334306 A US 4380865 A KWIC us 6551488 US-PAT-NO: TITIE: ೧೯೯ 0 **S** 7 **4** 10 0 * Ŧ † Î

PCT Written Opinion ching additional references for PCT/ US 99/28159, dated Dec. 8, 2000. of metal onto metal seeded semiconductor sub-ing sub-micron, high aspect ratio features. The strates having sub-migron, high aspect ratio features. The invention provides an electrochemical deposition cell comprising a substrate holder, a cathode electrically contacting a substrate plating surface, an electrolyte container baving an electrolyte inlet, an electrolyte outlet and an opening adapted to recoive a substrate plating surface and an anode electrically connect to an electrolyte. Preferably, a vibrator is attached to the substrate holder to vibrate the substrate in adjacent the electrolyte outlet to provide uniform deposition across the substrate surface. Preferably, a periodic revente current is applied during the plating period to provide a rold-free metal layer within high aspect ratio features on the trochemical deposition onto semiconductor substrates. More particularly, the invention provides uniform and void-free at least one direction, and an auxiliary electrode is disposed schieving reliable, consistent metal electroplating or elec-US 6,261,433 B1 Jul. 17, 2001 Moser and a method Primary Examiner—Bruce F. Bell (74) Attorney, Agent, or Firm—Thomuson, Patterson, L.L.P. 29 Chilms, 7 Drawing Shoots (List continued on next page.) OTHER FUBLICATIONS The invention provides an apparatus ABSTRACT 22222 33333 (45) Date of Patent: Patent No.: \$/1999 \$/1999 \$/1999 \$/1999 04131395 04280993 0417291 WO 97/12079 WO 99/25903 WO 99/25903 WO 99/25903 9 (57) Related U.S. Application Data Provisional application No. 60/082,521, fibed on Apr. 21, 1998. 204/238 patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. 212, 213, 218, 222, 223, 228.9, 229.1, 229.2, 229.6, 230.2, 230.7; 205/96, 103, 123, 128, 149, 153, 157, 291, 292 1.S. Cl. 205/149, 205/163, 205/103, 205/123, 205/128, 205/149, 205/153, 205/157, 204/297.03, 204/297, 204/293, 204/293, 204/273, 204/24 C25D 5/00 Field of Search 204/275.1, 287, 272, 273, 260, 261, 263, Subject to any disclaimer, the term of this Applied Materials, Inc., Sants Clars, Uziel Landau, Cleveland, OH (US) ELECTRO-CHEMICAL DEPOSITION SYSTEM AND METHOD OF ELECTROPLATING ON SUBSTRATES (12) United States Patent FOREIGN PATENT DOCUMENTS (List continued on next page.) U.S. PATENT DOCUMENTS 3/1972 Morawetz et al., 4/1973 Orr Apr. 21, 1999 10/1983 (JP). 5/1988 (JP). Appl. No.: 09/295,678 (S) Inventor: Assignee: Int. Cl. Landau U.S. CL 3,649,509 58-182823 Notice: Filed: $\widehat{\boldsymbol{\varepsilon}}$ <u>\$</u> ਰ 98 છ $\hat{\mathbb{E}}$ 3 8 353 (56)



| Steppen | | Bioday p. | Binday p. | Bin

M Intoox ...

Start Start

م کرد،م

-212 -218 US 6,261,433 B1 REST 1 208 3 POWER SUPPLY 58 218 $\frac{5}{5}$ 216 Sheet 5 of 7 216 85 8 216 216 ж 8 212 Jul. 17, 2001 212 **4**2 Š 218 218 210 212 J.S. Patent 8 3 212 212 TAGEN CONTRACTOR USPAT| USPAT| USPAT USPAT the external resistor 58 to monitor the voltage/current across the external resistor.

I resistor to address this problem. If the voltage/current across any external resistor to address this problem. If the voltage/current across any external resistance is falls outside of a preset operating range that is indicative of a high pin-aubstrate resistance, the sensor/alarm 60 triggers corrective measures such as shutting down the plating process until the problems are corrected by an operator. Alternatively, a separate power supply can be connected to each contest pin and can be separately controlled and monitored to provide a uniform current distribution across the substrate b) a cathode electrically contacting the substrate plating surface, wherein b) a cathode electrically contact member disposed at a peripheral portion the cathode comprises a cathode contact member having a contact of the substrate having a contact surface, the cathode contact member having a contact cathode contact member comprises a radial array of contact pins and a resistor connected in series with each contact pin; ycles, the reaching Detailed Description Text - DETX (9):
As each substrate is plated, and over multiple substrate plating cycles, the contect-pin-substrate interface resistance still may vary, eventually reaching contect-pin-substrate interface resistance still may vary, eventually reaching an unacceptable value. An electronic sensor/alarm 60 can be connected across EAST Browser - L19: (16) 19 and 11US 6261433 811 Fag: S1Doc: 2/16 (S0H1ED) | Format : KWIC Cross Reference Classification - CCXR (16): CCXR (12) Σ U u Þ lΣ ıΣ ם Cross Reference Classification ╚ U ם ם U ט ט ם ם ם ם ם ם - CLTX (19): 45 10/010,954 US 6551488 B1 UB 6261433 B1 US 6143190 A UB 5595637 A UB 4425194 A UB 5334306 A UB 4380865 A IN SICH | SO (S) (S) Current UB (205/123 Current US 205/157 Claims Text 9/2003 **3 4** | ੨ਫ਼ਫ਼ ੵਸ਼ ਖ਼ੑਖ਼ੑਖ਼ੑਖ਼ੑਖ਼ੑਲ਼ੑਫ਼ਫ਼ਫ਼ਜ਼ਜ਼ਜ਼ਜ਼ਫ਼ਫ਼ **∄ ∄** ● **4** 10 13 7 **③№ % ∓** ↓ Ŷ

《日本公司中国四国内国国际。1218PM K, Highlight of hit terms initially MUM 3 Day ပ ₽ Bedard, Brian E. Retrieval C Title: Current OR Current XRaf tuning apparatus 430/315 205/135; wer laser beam 205/221; Sentifi Linit | Browse | Queur | Clear DBs USPAT, US PGPUB Method of tuning apparatus by low power laser beam Detault operator OR -21: (610) ((205/123) or (205/157)).CCLS.
-21: (1486933) contact or contacts
-21: (1486933) contact or contacts
-21: (21210) (thick adj film) or thick-film
-21: (2151) 13 near2 (resistor or resistors)
-21: (246) 14 same 12
-21: (0) 16 and 11
-21: (0) 16 and 11
-21: (0) 16 and 18 Issue Date Pages 19810908 Document ID US 4288530 A 2 L11: (0) 14 and 11 9/2003 10/010,954 W ME Oberen HINE - Grailed - Grailed - Grailed - Grailed - Grave ites - Gragged (0) - Gragged (0) - Grash - Grash -C Drafts -S Pending O Active Σ

MUNI NEW PRINCES (NIN) 10 E F. Highlight all hit terms initially TI Push Þ Connery, James G. et Courent OR Current XRef Retrieval C 204/411 204/974. A BRES town A SAR town | Marriage | M. Tout | Welthall | Spirith | Liptu | Biowes | Quasa | Clear | DB1 | USPAT.US.PGPUB | Detail Consider | OR | | Electrochemical cell assembly Date Pages 9/2003 10/010,954

ENTERS EDISTRUCTURE WORKERS (TAR Panel LANDSCAVELWED)

The Yow Edi Ital Window Lind

DIESTER SI Ital Window Lind

DIESTER SI Ital Window Lind Issue US 3917524 A Start S & W V 1/4 Hets Operative

张国多公马中岛四周时间经过22 PM × 0 -Ľ ū NUM K. Highlight all hit terms initially ㅁ u Ľ ㅁ D 口 Ľ C Ū U U U Ū Ľ ш e Ľ T. Pureh Ľ U 0 ₽ u 8 \Box al a1. al al e t t t ę а1. Frye, Robert C. et Bachman, Albert K. Yagi, Takayuki et Kroger, Ferdinand Dautremont-Smith, William C. et al. Asano, Masaru et Tench, D. Morgan Hatada, Kenzo et Hey, H. Peter W. Hey, H. Peter W. Dordi, Yezdi et Inventor Landau, Uziel et al Ü Current OR Current XRef 148/DIG. 124; 148/DIG.18; 204/212; 204/228.1; 204/198; 204/230.2; 204/230.7; 204/224M; 205/157; 205/171; 136/255; 205/123; 205/135; 205/123; 205/137; 205/118; 205/123; 205/157; 205/656; 257/736 A BRS form | A 506 kmm | 区 mage | 以 Toxt | 日 HTAL Little | Biowse | Queue | Clear 438/611 438/614 438/301 204/198 205/157 438/409 205/157 205/131 205/157 216/27 205/96 205/91 methods Electro-chemical deposition isystem into wet and dry
Electro-chemical deposition
system and method of
Method of producing a method of manufacturing the fabrication of electronic Metallized paths on diamond USPAT, US PGPU Default operator: OR electrode of semiconductor metallization patterns on Semiconductor devices and Segmenting of processing Segmenting of processing dielectrically isolated system into wet and dry 118 and 11 Method of making metal through-hole, silicon Photo-voltaic power generating means and Photoelectrochemical · Iltle Methods of forming **1**88 Method of forming surfaces system (1551) 13 near2 (resistor or resistors) (21210) (thick adj film) or thick-film Date 19770308 19800219 A1 US 2002002996120020314 20010717 20001107 19940802 19840110 19830426 19811006 20030422 19970121 resistors (16892) (204/198-297.16).CCLS. 名[CAST - [Detault EAST Workspace [Flat Panel LANDSCAPE],wsp:1] コ Feo Yew Eck Loot Medow 出的 (1486933) contact or contacts (14572) (205/50-333).CCLS US 6551488 B1 us 6261433 B1 US 4011144 A US 6143190 A US 4293637 A US 4188707 A (255810) resistor or US 4425194 A US 4380865 A US 5595637 A US 5334306 A (45007) 12 same 116 -© Pending -© Active -© L1: (610) ((205/123) or (246) 14 same 12 -% L19: (16) 118 and 11 (1) 16 and 113 (1) 14 and 114 (0) 14 and 11 (1) 14 and 18 (0) 16 and 11 (0) 16 and 18 10/010.954 HIM. C ㅁ D M Stort Son Ľ Ľ U Ü W Hts ODetails u C L12: L13: L14: 111: 116: 115: **2** 1.18: Drafts ÞΣ Ď Ľ Ď Σ Ď b Þ Ď Ď Σ Σ 9/2003

TE

U L U

X 01-M. Highlight all his terms initially] [Push Inventor Current OR Current XRef Retrieval C the BRS forms | M. Self town | 25 moge | P. Took | 日 HTML. Default operator | OR | 1 and 1 (Africa) - (Delauli EAS) Workspace (Flat Panel LANDSCATE) wastell of Ew. Yen. Edi. 10ct. Wroten. Heb. [D] | 公司 [] [] [] [] [] [] [] [] 1/2 Fig Doesale MINA Mesical Of the IN IN 9/2003

X B I MASSON SEMBLANDERS 10,50 AM V. Highlight all hit terms initially MOM T Pures Inventor || Birbon - Mic. | La Explains - ... | Di Now case & ... | Di Copt prod. | The Continue | ... | O Chastops - | Jul Tehret: No. | O Now case & ... | Document ... | O Chastops - | Jul Tehret: No. | O Now case & ... | Document ... | O Chastops - ... | Document ... | O Chastops - ... | Document ... | O Chastops - ... | D Chastops - ... | Current OR Current XRef Retrieval C A Bres turm A Bak turm 【图 Insge 】 製 Text | 国 HTML Default operator | OR | 9/2003 10/010,954 1/ Hts (C) Decoder HTM

	Document ID v Pages 1 1 1 1 1 1 1 1 1 1		R
.	UB 6448644 B1 15 [] [] [] [] [7] [7]	United States Patent	
	US 6440291 B1 10 C C C C C R C C		(10) Patent No.: US 6,402,923 B1
			(45) Date of Fatent: Jun. 11, 2002
_1	US 6413404 B1 13 C C C C C		
ତ	17 US 6409903 B1 B	(34) METHOD AND APPARATUS FOR UNIFORM ELECTROPLATING OF INTEGRATED	(58) Field of Search 204/224 R, 297.05,
E.	18 US 6402923 B1 11 F F F F F F F F F F F F F F F F F	CIRCUITS USING A VARIABLE FIBLD	204/DIG. 7, 229.8, 205/122, 123, 125, 13
3 ;	Walandahal Jakanahal	I WHITE CAN TAKE (SE)	(56) References Cited
X 3	US-PAT-NO: 6407927		U.S. F
<u> </u>	==	Archard Hill, S. A. Houter, Dr., San loss, CA (US) 94027, Alah Harrus, 517 Patrick La., Palo Alto, CA (US)	<<<
↑	Tungs tor Certificate of Correction.**	94303; Evan Patton, 2972 SW. Collins Ct., Portland, OR (US) 97219; Robert	5/2000 Kounk et al. 10/2000 Moslehi
₹		Cofficient 5575 Sunceek Dr., Lake Oswego, OR (US) 97035; Steve Tardes, 1331 High Touch St., West	cited by examiner cited by examiner
00	O. P. C.	Linn, OR (US) 97068; Jon Reid, 420 SW: Madrona La., Sherwood, OR (US) 97140	Primary Examiner—Donald R. Valentine Assistant Examiner—Wealey A. Nicolas (74) Attorney, Agent, or Firm—Itamus Swenson; Latinop
Ç	Brief Summary Text - BSPX (10).	(*) Notice: Subject to any disclaimer, the term of this patients and subject to adverse and	(57) ABSTRACT
ଡ ଡ	The seed layer initially has a significant resister to the centeer of the wefer because the seed layer is	U.S.C. 154(b) by 0 days.	An electrochemical nearon is used to electrofill damascene architecture for imparated circuits. A shield is used to screen the armited the state of the second circuits.
(0	Contact is made to the center of the wafer. These effects are reported in A. Goolberg, "Modeline of Informity, and and	(22) Filed: Mar. 27, 2000	we spine that the state of the
<u>a</u>	Blectroplating Tool, "Proceedings of the Electrochemical Society (Fall Honolulu Hawaii); and E. K. Broadbent, E. J. McTharnas, T. A. A. C.	(31) Int. Cl. Theorem C25D \$400 (52) U.S. Cl. Theorem 2	fluid to overcome the realisance of a thin film seed layer of
র ব	L. Jackson, "Experimental and Analytical Study of Seed In Copper Damascene Electroplating", Vac. Sci. & Technol		25 Chims, 4 Drawing Sheets
ď	(November/December 1999). Thus, the seed layer has a potential that is more negative at the edge of the war		
D 8	deposation rate tends to be greater at the wafer edge related of the wafer. This effect is known as the 'terminal effect	900	824 0.73
g. 1		7004	
(<u>A</u>	:		408
(42	sured by layer thickness, can be		414
5	mical reactor in ler. Thus, a 300 mm	420B~	
S 6	ting operations are normally performed by using a clamshell wafer contacts the wafer only at its outer redicts.		<u> </u>
A	ical arrangement, the total resistance from the edge of the wafer to the of the wafer is independent of the radius. Neverthaless with the		CONTROLLER CONTROLLER
<u> </u>	ich is required to	ノー / / B14	
æ	ismeter welfer. This circumstance leads to an increased rate of deposition	7	410
49 6	asing deposition rate e case of larger	_404~\ D ₂	7.
₽ •	conter versus the edge waier sizes, the difference in current density no. " or sus the edge will lead to incomplete fill at one of those ns.		428
3 4			7430
<u> </u>	205/123 Closs Asterence Classification - CCXR (5):		
	Current US Cross Reference Classification - CCXR (6): 205.457		
S Stort	i		
	See See Control and Control an	indinate © Continue	THE MAST BIT WELL OF THE STATE

ZhEAST Browter - L'S, [108] A and 1 [US 622875] B1 [1 ag. S | Doc; 20/108 [SURTED] Format : KWID Ele Est Yew Lock Mindow Hop

L2 - - - - -	

6299751 US-PAT-NO:

> ¥ ↓ ↑ 7

×

0 **3** 5

us 6299751 B1 DOCUMENT-IDENTIFIER:

TITLE:

Apparatus and method for plating wafers, substrates and other articles

KWIC ---

4 🛈

Summary Text - BSTX (15):

Ø

cathode. The more negative voltage on the secondary cathode diverts plating ions that would otherwise be deposited near the cathode contact. The control voltage is selected to improve the uniformity of the plating deposition across A seventh aspect of the invention is an apparatus and method for plating a wafer that is perticularly useful in improving the uniformity of the plating deposition across the surface of the wafer when the wafer is initially being plated. When the wafer is initially being plated, the surface resistance of the wafer is high due to the high resistive properties of the seed layer (e.g. copper seed layer). As a result, more of the plating is deposited where the cathod enthes contact to the wafer (e.g. at the perimeter of the wafer). This appert of the invention comprises providing a secondary cathode situated near the cathode contact of the wafer to reduce the plating rate near the cathode contact of the wafer to reduce the plating rate near the cathode contact in response to a control voltage that is more negative than the

Description Text - DETX (22): Detailed

Because electrical-conductive fluid, such as a mixture of sulfuric acid and de-ionized (DI) water. The conductive fluid is significantly advantageous because it provides a uniform contact along and within the exclusion zone (i.e. the contact has a uniform resistence along and within the exclusion zone). Because of the continuity of the cathode contact provided by the conductive fluid, a more uniform plating apposition and higher currents for increasing the plating rate results. Alternatively, a mechanical contact comprising a plurality of equally spaced contacts can be provided along and within the exclusion zone to effectuate the cathode contact to the wafer. In the preferred embodiment, the cathode contact comprises an

Detailed Description Text - DETX (64):

surface area, the resistence of the contact is relatively small. This increases the current carrying capacity of the <u>contact</u> which can lead to much higher plating rates. Yet enother advantage of the contact, which can lead to much that the electrical <u>contact</u> is more uniform throughout the "..." is electrical contact is more uniform throughout the "cathode contact. This results is a more uniform plating deposition across the surface of it. Still enother edvantage of the conductive fluid, particularly if it. not typically damage the wafer, whereas a mechanical contact tends to warp and/or deform the wafer. Another advantage of the fluid contact is that it provides a relatively large contact surface area since the contact is continuous throughout the "cathode contact area." For example, the two (2) millimeter wide cathode contact area amounts to approximately a two (2) squere-inch surface area. That is substantial considering how small the width The advantage of using a conductive fluid versus a mechanical contact in making the cathode connection to the wafer 308 is that the fluid contact does "cathods contact area" is. Because of the relatively large contact area. the resistance of the contact is relatively small. This squere-inch surface area.

(12) United States Patent Kaufman et al.

US 6,299,751 B1 Oct. 9, 2001 (45) Date of Patent: (10) Patent No.:

APPARATUS AND METHOD FOR PLAITING WAFERS, SUBSTRATES AND OTHER ARTICLES <u>8</u>

204/212 205/133 205/133 205/137 205/143 205/143

Transvaras et al. Shishkin et al.

1/1990 6/1993 9/1996 12/1999 3/2000 6/2000

6,001,235 6,033,540 6,077,412 6,099,702

Inventors: Robert Kaufman, Canoga Park; Gary C. Downes, Moorpark, both of CA (US) શ

Technic Inc., Cranston, RI (US) Assignee: 6 Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. Notice:

 $\widehat{\boldsymbol{\varepsilon}}$

Primary Examiner —Edna Wong (74) Anorney, Agent, or Firm—Blakely, Sokoloff, Taylor & Zafman LLP

cited by examiner

A plating apparatus and methodology is disclosed that is

ABSTRACT

6

particularly useful in improving the plating rate, improving the plating of via boles, improving the uniformity of the plating deposition across the surface of the wafer, and the plating rate and the plating of via holes, the plating apparatus and method immenses a wafer in a plating fluid bath and continuously directs plating fluid towards the surface of the wafer. Immersing the wafer in a plating fluid bath reduces the occurrence of trapped gas pockets within via holes which makes it easier to plate them. The continuous directing of plating fluid towards the surface of the wafer increases the ion concentration gradient which is, in turn, increases the plating rate. With regard to improving the

minimizing damage to the wafer. With regard to improving

Appl. No.: 09/638,982 ਰ Aug. 15, 2000 Filed:

8

Related U.S. Application Data

Division of application No. 09/348, 768, filed on Jul. 7, 1999, now Pat. No. 6,197,182.

C2SD 5/20; C2SD 21/10; Int Cl. 3 3

C25D 7/00; C25D 5/08 205/148; 205/149; 205/157 U.S. CI. (23) Field of Search 438/584, 879, 680, 205/148, 149, 157, 133 88

References Cited

9


U.S. PATENT DOCUMENTS 8/1984 Baron et al. 4,466,864 4,678,545

16 Claims, 27 Drawing Sheets 204/15

across the surface of the wafer.

and method effectuate random borizontal fluid flow within the bath to reduce the occurrence of relatively long hori-zontal fluid flow that causes non-uniform plating deposition

of the plating deposition, the plating apparatus



(ENew case i.) 图Document... (ED GG GB ZD zb. | EAST · Do... | ED Document... | ※I EAST BE... | Web 今日日与9世中国の対

| ISS Indoor - Mich. | (2) Exploring - ... | (4) New case E. | (5) Cost p.o.3.;... | (5) Continuity I... | (4) Classops : [... | JAJ Tobret : No.

Ma Stort O G CO ID

locations, more current will flow, and thus more plating will occur, at the site of lowest resistance. However, by placing an external resistor in geries with each contact pin, the value or quantity of electrical current passed

through each contact pin becomes controlled mainly by the value of the external

resistor, because the overall resistance of each contact pin-substrate contact plus the control resistor branch of the power supply to substrate circuit is substantially equal to that of the control resistor. As a result, the

variations in the electrical properties between each contact pin do not affect the current distribution on the substrate, and a uniform current density

the heart of this technology require planarization of inter-connect features formed in high aspect ratio spertures, including contacts, vias, lines and other features. Reliable formation of these interconnect features is very important to the success of ULSI and to the continued effort to increase

K

echnologies for the next generation of ultra large integration (ULSI). The multilevel interconnects that

lie at

8

Sub-micron multi-level metallization is one of the key

circuit density and quality on individual substrates and die.

As circuit densities increase, the widths of vias, contacts

뜅

thickness. To provide a uniform current distribution between each of results across the plating surface which contributes to uniform plating Ŧ *

pins. As the pin-to-substrate

Detailed Description Text

•

(8) ::

Typically,

one power supply

u interface

connected to all of the contact pins of the

resistance varies, between pin

through

member, resulting in parallel circuits

3

UB 6267862 US 6274023 B1 UB 6274024 B1 UB 6277260 B1 UB 6287443 B1 6284121 81

> 45 45 45

8

Pages

æ

Kind Codes South

USPAT

13 45

> חם

ala

3 य उ

₹

USPAT

USPAT USPAT

USPAT

П П

> TAGEU USPAT

ELECTRO-CHEMICAL DEPOSITION SYSTEM AND METHOD OF ELECTROPLATING ON SUBSTRATES

ख ₹

contact pins 56 of the radial array configuration or cathous conserved members in a both during the plating cycle on a single substrate and between substrates in a plating run of multiple substrates, an external resistor 58 is connected in series with each contact pin 56. PIG. 4 is a schematic diagram of the electrical circuit representing the electroplating system through each contact old contact in the contact of the electrical circuit representing the electroplating system through each contact of the contact of the electrical circuit representation of the electroplating system through each contact of the contact of the electrical circuit representation of the electroplating system through each contact of the electroplating system tha

pin of the cathodo <u>contact</u> member 52 and the external resistor 58 connected in series with each contact pin 56. Preferably, the <u>resistance</u> value of the external resistor (RE.sub.EXT) 58 is greated than the <u>resistance</u> of any other resistive component of the circuit. As shown in PIG. 4, the electrical circuit

the electrical circuit

and other features, as well as the dielectric materials between them, decrease to sub-mircon dimensions, whereas the thickness of the dielectric layers remains substantially constant, with the result that the aspect ratios for the features, i.e., their height divided by width, increases. Many

raditional deposition processes have difficulty filling sub-micron structures where the aspect ratio exceed 2:1, and particularly where it exceed 4:1. Insertion, there is a great amount of ongoing effort being directed at the formation of

ಜ

void-free, sub-micron features having high aspect ratios

Elemental aluminum (Al) and its alloys have been the

đ

and R. sub. C

the total

nomena. Electromigration is considered as the motion of atoms of a metal conductor in response to the passage of high current density through it, and it is a phenomenon that

opposed to a failure occurring during fabrication. Electromi-gration can lead to the formation of voids in the conductor.

wold may accumulate and/or grow to a size where the

occurs in a metal circuit while the circuit is in operation, as

ä

form. However, shuminum has a higher electrical resistivity than other more conductive metals such as copper and silver, and aluminum also can suffer from electromigration phe-

۵

tractional metals used to form lines and plugs in semicon-ductor processing because of aluminum's low electrical

resistivity, its superior adhesion to silicon dioxide (SiO₂), its

12 0

D) 🖅 🗸

resistive component of the circuit. As shown in FIG. 4, the electrical circuit through each contact pin 56 is represented by the resistance of each of the components connected in series with the power supply. R. sub. E represents the resistance of the electrolyte, which is typically dependent on the distance between the andte he cathods and the composition of the electrolyte solution. R. sub. A represents the resistance of the electrolyte adjacent the substrate plating surface within the double layer and the boundary layer. R. sub. 8 represents the resistance of the substrate plating surface, and R. sub. represents the resistance of the cathods contacts 56. Perferably, the resistance value of the external resistor (R. sub. EXT) is greater than the tota of R. sub. E. R. sub. A. R. sub. 9 and R. sub. C. 6.g., > 1 .CMEGA. and preferably > 5. CMEGA. The external resistors 58 also provides a uniform current

8899888 distribution between different substrates of a process-sequence.

As each substrate is plated, and over multiple substrate plating cycles, th contact-pin-substrate interface resistance still may vary, eventually reaching an unacceptable value. An electronic sensor/alarm 60 can be connected across Detailed Description Text - DETX (9):

an unacceptable value. An electronic sensor/alarm 60 can be connected acros the external resistor 58 to monitor the voltage/current across the external resistor to address this problem. If the voltage/current across any extern high pin-substrate resistance, the sensor/alarm 60 triggers corrective measur such as shutting down the plating process until the problems are corrected by esistor 58 falls outside of a preset operating range that is indicative of a

operator.

Alternatively, a separate power supply can be connected and can be separately controlled and monitored to provide

60 triggers corrective measures

ģ

decreases where the void forms, increasing the risk of conductor failure. This problem is sometimes overcome by doping aluminum with copper and with tight texture or

tromigration in aluminum becomes increasingly problematic

the current density increases.

crystalline structure control of the material.

immediate cross-section of the conductor is insufficient to support the quantity of current passing through the conductor, and may also lead to an open circuit. The area of

conductor available to conduct beat therealong likewise

external

£

contact pin and can be separately controlled
current distribution across the substrate.

Reference

Classification -

CCXR (12):

Current U8 -Cross

Stort

8 6 2

Current U9 Cross Reference Classification - CCIR (16):

| Michon - Hitz. | (1) Explainty ... | (2) New case E. | (2) (3) A po2... | (3) Commany I... | (4) Constant I... | (4) Tehril (NG.) (2) New case II... | (3) Document I... | (4) EAST - [Da... | (5) Document I... | (4) EAST - [Da... | (5) Document I... | (4) EAST - [Da... | (5) Document I... | (6) EAST - [Da... | (6) Document I... | (7) EAST - [Da... | (6) Document I... | (7) EAST - [Da... | (6) Document I... | (7) EAST - [Da... | (6) Document I... | (7) EAST - [Da... | (7) EAST - [D

US 6,261,433 В

CROSS REFERENCE TO RELATED
APPLICATION

This application claims the benefit of U.S. Provisional Application Ser. No. 60/082,521, entitled "Electroplating on Substrates," filed on Apr. 21, 1998.

in the features. and involve complex and costly chemistry. Physical vapor deposition into such features produces unsatisfactory results because of limitations in 'step coverage' and voids formed

As a result of these process limitations, electroplating,

plating a metal layer onto a substrate.

Background of the Related Art

metal layer onto a substrate. More particularly, the present invention relates to an apparatus and a method for electro-

The present invention generally relates to deposition of a

1. Field of the Invention

BACKGROUND OF THE INVENTION

IE, a cross sectional

Referring to FIG. 1A, a cross-sectional diagram of a dual damascem via and wire definition formed in the dielectric

Copper and its alloys have lower resistivity than aluminum and higher electromigration resistance as compared to aluminum. These characteristics are important for support-

8

ing the higher current densities experienced at high levels of integration and increased device speed. Copper also has good thermal conductivity and is available in a highly pure state. Therefore, copper is becoming a choice metal for

filling sub-micron, high aspect ratio interconnect features on

device fabrication, choices of fabrication methods for depositing copper into high aspect ratio features are limited. Precursors for CVD deposition of copper are ill-developed Despite the destrability of using copper for semiconductor

iting a conductive metal seed layer, preferably copper, over the bentier layer, and then electroplating a conductive metal over the seed layer to fill the structure/feature. Finally, the deposited layers and the dielectric layers are plannized, such as by chemical mechanical polishing (CMP), to define a floor exposing an underlying layer. Although a chall damascene structure is illustrated, this method can be applied also to metallize other interconnect features. The method generally comprises physical vupor depositing a barrier layer over the feature surfaces, physical vupor depositions. which had previously been limited to the fabrication of patterns on circuit boards, is just now emerging as a method to fill vias and contacts on semiconductor devices. FIGS. 1A-1E illustrate a metallization technique for forming a dual damascene interconnect in a dielectric layer having dual damascene via and wire definitions, wherein the via has a conductive interconnect feature.


definition, wherein the via has a floor 30 exposing a small portion of the comducting feature 15. Exching of the delectric layer 16 can be accomplished with various generally known dielectric exching processes, including plasma exchinery may be a first or subsequent conducting layer formed on a substrate. The dielectric layer 16 is formed over the underlying layer 14 in accordance with procedures known in the diagram of a layered structure 10 is shown including a dielectric layer 16 formed over an underlying layer 14 which contains electrically conducting features 18. The underlying Ė integrated circuit. Once deposited, the dielectric layer 16 is patterned and etched to form a dual damascene via and wire art such as dielectric CVD to form a part of the overall layer 14 may take the form of a doped silicon substrate or Referring to FIGS. 1A through

deposition of a conductive interconnect that will provide an electrical connection with the modelying conductive feature 13. The definition provides vias 32 having via walls 34 and feature 15, and trenches 17 having trench walls 38. layer 16 is shown. The via and wire definition facilitates the floor 30 exposing at least a portion

Referring to FIG. 118, a barrier layer 20 of tantalum or tantalum mitride (TaN) is deposited on the via and wire definition, such that speriuse 18 remains in the via 32, by using reactive physical vapor deposition, i.e., by sputtering

in a high density plasma environment, wherein the sputtered deposition of the Ta/TaN is ionized and drawn perpendicularly to the substrate. The a tantalum target in a nitrogen/argon plasma. Preferably, where the aspect ratio of the sperture is high (e.g. 4:1 or higher) with a sub-micron wide via, the Ta/TaN is deposited

US 6,540,899 B2 ဗ္ဗ Sheet 3 of 6 4 0 哭 Apr. 1, 2003 0 0 0 0 0 0 N 2 R U.S. Patent USPATE USPAT USPAT USPAT USPAT USPAT e surface 26 insures that, as the flexure finger 36 deflects at 62, the case edge 23 does not contact the saaling element 14 and does not lift the see 20 off of the metal contact surface 56. This rotational deflection be considered to have a horizontal component 64 and a vertical component workpieces such as semiconductor wafers and the like. During such electrodeposition, if the electrical contact to the workpiece is not uniform or if the contact has high resistance to current flow, the desired uniform deposited film may not be achieved. A variety of means for trying to solve this problem have accordingly been proposed in the prior art over the years and radially along the workpiece surface which serves beneficially to break up any oxides or contamination on the workpiece surface and enables a very low contact remistance temporary connection to be achieved between the flexible fingers and the workpiece surface. with this small contact region preferably coated with a film of gold, platinum, palladium, or other low-resistence electrical contact metal. A sealing bead is defined in said elestomer during the molding over the flexible finger assembly, of the particular advantage for the purpose of making electrical contact to piece 20 is the prizante component of motion 64. Though this motion a workpiece recognized le fingers that form an assembly and are embedded in the elastomeric al; for example, 360 fingers may be used to seal and contact the ter of a 200 millimenter wafer. For applications where electrical t to the workpiece is required, a small region of each floxible finger, neact tip surface, may be exposed through the surface of the elastomer, with such sealing bead positioned adjacent to the contact region, toward the workpiece center-preferably, in practice, less than 0.021" away from the contact region, as later more fully explained. In a typical application of t narrow plurality of low resistance electrical contacts that form a virtually continuous path of current entry around the workpiece perimeter region. In particular, as the flexible fingers deform, they each slide a small amount is compressed against the workpiece surface to create a temporary fluid seal, and the flexible <u>contact</u> tips are pressed against the workpiece surface to create a The before-mentioned recess 29 in the molded encasement adjacent to the force is applied between the backside of the workpiece and the ng a reliable and uniform electrical contact to the edge of a wor the same time sealing the edge against fluid invasion is a recog itcult problem in the art of high precision electrodeposition on Method of and apparatus for fluid sealing, while slectrically contacting, wet-processed workpieces o. the invention includes a plurality Ċ □ ㅁ flexible finger assembly so that the elastomeric sealing bead against the workpiece surface to create a temporary fluid seal 路 EAST Browser - 1.5; [108] 4 and 1 IUS 6540 899 82 | 1 ag. S | Doc. 6/108 [SON 1ED] | Format : KW/I Ц Ш (1) Exploring . . . | El New case it . | El 03q4 pro3. 2 ĺΣ ĺΣ b Σ Ш Ů ╚ Ľ L D 0 0 C C ㅁ C U 껆 ם Ľ us 6540899 L Ľ u ם ים U these objectives, now be briefly summarized. Summery Text - BSTX (19): 6540899 Detailed Description Text (Ω Inbox ⋅ Micr. 77 53 16 44 ध DOCUMENT-IDENTIFIER: KWIC ---Summary Text US 6607650 B1 US 6576113 B1 US 6565729 B2 US 6562715 B1 us 6540899 BZ US 6497805 BZ US 6551488 B1 contact tip contact surface workpiece edge workpiece 20 of 62 may be consi 66. Of particuthe workpiece 2 difficult Z invention. US-PAT-NO: meteriel; M Start Start contact the conta flexible TITLE: end, and O B A * Ŧ Î 7 **4** O Ø ᲔᲬᲬ ଅଘ ଏଶ ୯୭୪ ≇ @ ෧෧෧෧෧෧෧෧ **∄ ₽** ● 3 *a*



11:16 AM

38 EAST Browser - LS: [108] 4 and 1 | US 6187164 B1 | Tag: S | Doc. 34/108 (SGRTED) | Format : KWIG

c ם ם م م U ㅁ ÞΣ Σ Σ Σ Σ С Ľ Ľ ш u С ים ם ╚ **⊐**64660 ш ㅁ ם בו 口 םם 口 Ľ Ľ 23 17 9 45 13 9 US 6261433 B1 6267862 B1 H US 6207034 B1 US 6187165 B1 TE 59TL8T9 8N US 6197182 B1 US 6251250 ß

6187164 US-PAT-NO:

3 3 3

* ₹ **↓ ↑** 7

DOCUMENT-IDENTIFIER: US 6187164 B1

TITLE:

Method for creating and testing a combinatorial array employing individually addressable electrodes

KWIC

4 10 0

corrosive substances by depositing thin surface films of corrosion resistant metals such as zinc, tin, chromium, nickel and others. Wear resistent and friction modifying costings of nickel, chromium, titanium and other metals and their alloys are used to improve the wear resistance of bearing surfaces. Electroplating is also employed in the electronics industry to improve or modify the electrical properties of substrates such as contacts, printed circuits, electrical conductors, and other electrical items in which specific suffices or sufface-to-substrate conductive properties are desired. Distinct metals are often electroplated onto metal surfaces to improve soldering characteristics or to facilitate subsequent coating by painting or application of other adhering films such as plastics, adhesives, rubber, or other small scale as well as industrial of precious metals to improve the resistance of For example, electroplating of precious metals to of an article or to create special effects is well Electroplating is also employed to improve the corrosion Electroplating has been employed in meteriels.

CCXR (3) Reference Classification Current US Cross

United States Patent Warren et al. (32)

6,187,164 B1

S

Feb. 13, 2001

(45) Date of Patent: Patent No.:

65

METHOD FOR CREATING AND TESTING A COMBINATIONAL ARBAY EMPLOYING INDIVIDUALLY ADDRESSABLE ELECTRODES

<u>8</u>

USPAT USPAT USPAT

USPAT

USPAT

Christopher J. Warren, Mountain View; Robert C. Haushalter, Los Gatos; Leonid Matsley, Cupertino, all af CA (US) Inventors: છ

204/224 204/224 338/34 430/313 205/133 205/133 205/123 205/122

nklöld et al.

10/1989 3/1992 9/1994 10/1994 6/1995 6/1995 1/1996 9/1996 6/1997

Kowachi et al. ...

205/80 204/222 204/297 205/687 477/600

Southern Bok et al.

et al.

5,421,937 5,421,634 5,441,639 15,495,424 15,495,423 15,541,391 15,561,391 15,667,667 15,667,667 15,695,633

Symyx Technologies, Inc., Santa Clara, CA (US) Assignee: Ê

Under 35 U.S.C. 154(b), the term of this patent shall be extended for 0 days. Notice:

€

Appl. No.: 09/119,187 (Z

Jul. 20, 1998 Filed:

8

Continuation-in-part of application No. 08,941,170, filed on Sep. 30, 1997.

Related U.S. Application Data

C25D \$/02; C25D 21/12 Int. Ci.' 9 36

205/123; 205/136; 205/118; 205/122; 205/123; 205/136; 205/778; 205/782 205/123, 228, 81, 136, 775, 782; 204/224, 230.7, 230.7 Field of Search U.S. C. (28

References Cited

65

. 204/15 205/128 118/697 427/76 U.S. PATENT DOCUMENTS

rerization of electrodeposited PtRu alloys," Surface Science, vol. 335, pp. 361–371, (1995). Month of publication not available. Richarz, Frank, et al. "Surface and electrochemical charac-OTHER PUBLICATIONS

Chu, Deryn, et al. J. Electrochem, Soc., vol. 143, No. 5, pp. 1683-1690, (1996). Month of publication not available.

· cited by examiner


Darden; Primary Examiner—Kathryn Gorgos Assistant Examiner—William T. Leeder (74) Attamey, Agent, or Firm—Dobrusin Themisch & Lorenz PLLC

ABSTRACT

(53)

An electrochemical deposition and testing system consisting of individually addressable electrode arrays. a fully automated deposition based, and a parallel seveneing apparatus is described. The system is capable of symbosizing and screening militians of new compositions at an unprecedented rate.

16 Claims, 6 Drawing Sheets



| Birdox: Mic. [A Explang.... | B New case E.] | B Contrast | B Contrast | A Tabel: No. | B New case E.] | B Document... | B Gatta at | A EAST · Do. | B Document... | A EAST · Do. | B Contrast | B

Start S & S

3

SELECTIVE METAL ELECTRODEPOSITION PROCESS AND APPARATUS Inventor: Jaims Ports, 21955 Bear Creek Way, Los Gatos, Calif. 95030 <u>(6)</u> Related U.S. Application Data United States Patent Apr. 29, 1993 Appl. No.: 57,141 Filed Poris Œ **E E** <u>5</u> <u>8</u> USPAT USPAT USPAT USPAT USPAT EMANUATION OF THE PROPERTY OF USPAT Kind Codes

Division of Ser. No. 799,734, Nov. 22, 1991, Per No. 1236,274, which is a continuation-in-part of Ser. No. 361,168, Aug. 1, 1990, abandoned. C15D 5/02

204/193; 205/118; 205/123 205/123; 205/118; 123 Field of Search Int. Q., US. CL <u>s</u> 8 33

Primary Examiner—John Niebling Anskann Examiner—Kishor Mayekar Anomey, Agent, or Firm—Heller, Ehrasaa, White & McAuliffe U.S. PATENT DOCUMENTS References Cited 4,927,505 5/1990 Sharms et al.

204/24.5

Nov. 29, 1994 ABSTRACT Date of Patent: 3 5

5,368,711

Patent Number:

Ξ

A process and apparatus for advanced semiconductor applications which involves the selective electrodeposition of metal on a semiconductor wafer is described. performance advantages over the current state of the art. It addresses problems associated with cleanliness (a major issue with sub-micron processing), metal thick-ness uniformity, step coverage and environmental con-The present invention has eignificant economic and OCTUB. A metal with better device performance capabilities compared to the standard alumínum is also employed. the associated hardware, metal lines are selectively deposited with contacts or vias completely filled without the need for plasma stohing the deposited metal. without allowing the electrolyte to contact the rear of surface. A virtual anoda improves the primary current distribution improving the thickness uniformity while allowing optimization of other film parameters with the remaining deposition variables. Using this process and The hardware allows the selective deposition to occur the wafer or the electrodes contacting the front wafer

5 Claims, 7 Drawing Sheets

(t) 21 2 -2 -2 -2 -2 12 (200)

Start O CO IV

Current U8 Cross Reference Classification - CCXR (2): 205/123

B New case L (色Document)。 包 Dotts 20.34 | Al EAST · Da. | 色Document. | 以 EAST · B.... | 国社会会場合配送の 11.24 AM

U.S. Patent USPAT_[USPATE USPAT USPAT USPATE USPAT Kind Codes Let - US: [100] 4 and 1 [US 5369711 A L Lag: S I Doc: 59/106 [SONTED] | Format : KWIG - Took Mindow Heb ш U lΣ ĺΣ 2 Ω D lΣ 12 中でのでのでのです。 Ш Ш ㅁ ט ш Ш Ľ נו נו ם ב בו בו ם ם ם L ם ם Ü 5 5 23 12 14 1.5 Dogument ID o UB 5503731 A UB 5486282 A US 5459102 A UB 5376587 A UB 5368711 A US 5440239 A UB 5437733 A 28 5.4 26 0 **5** 5 ×

₹ Î Î **₹**

of Summary Text - BSTX (6): Ow contact resistance to previous and subsequent metallization steps

(17) Text - BSTX Brief Summary

ultimately the opening of a line (open circuit). Step coverage describes the ability of the metal to fill contact and via holes. This directly affects the ability of the metal to carry current into and out of the contacts and vias. Poor step coverage may lead to the failure (open circuit) of the metal in the Blectromigration is an atomic transport mechanism which allows metal atoms to move due to an applied direct current resulting in the formation of voids in a Sputtered aluminum has electromigration and step coverage concerns. pup These voids can cause an increase in line resistance metal line.

4 10 🗗

Subsequent processing (plenerization and stacking vies on top of contacts) is also complicated by poor step coverage. Layering the aluminum with a more electromigration resistant metal or alloying the aluminum (forming new phases at the sensitive grain boundaries) are two approaches to reduce the probability of this failure mechanism. They are only partial solutions and introduce other problems such as complicating the metal etch step and increasing the sheet resistance of the metal. Solving the step coverage problem with standard sputtering techniques has also convincingly failed.

Description Text - DETX (63): Detailed

■>⊙⊙⊙□□ ५५००% # 22 @ ≘ຣ≘⊜⊡⊞≅ **€⊕● ■** ₽


Referring back to FIG. 9, when the cathode (wafer) 5 is secured against the cathode gasket.cndot. 3, electrolyte is excluded from contacting the area of the wafer contacting this cathode gasket 3 as well as the cathode wires 4. The cathode wires 4 penetrate the photoresist (where present) on the active side of the wafer and make ohmic contact with the nucleating layer/diffusion barrier (this would be the top surface observed in PIG. 5). Four separate cathode the cell geometry will allow the determination of good is contact. Wires A and C may be checked followed by the wires 4 (A,B,C and D) are employed to allow the confirmation of good contact between the wafer and electrode wires (by making a resistance measurement) before electrolyte is introduced into the cell and electrodeposition is initiated. A knowledge of the diffusion barrier/nucleation layer sheet cathode wire to cathode contact. stance along with

Claims Text - CLTX (11):

5. The apparatus as in claim 3 further including a second cathode wire for producing electrical contact to said nucleation layer, so that good obmic concect of said eachode wires can be ascertained by a resistance check across said first and second cathode wires subsequent to loading said semiconductor in said apparatus and prior to introduction of electrolyte into said apparatus.

Current US Cross Reference Classification - CCXR (2): 205/123

M Start | S C C C



2041.57

ABSTRACT

monitoring copper seed layer

| Stricks - Hotel | Explosing - - | 图 New case L | 图 Code prod - | 图 Contribute | 图 Contribute | 图 Code stock - | 图 Code sto growth during copper plating of a semiconductor water. A ring contact for use in copper plating of the semiconductor water is generally divided into a plurality of switches thereof. The ring contact is biased to prior to copper plating of the semiconductor wafer to determine a copper seed layer conductivity. Each switch among the plurality of switches mitting in situ monitoring of copper seed resistance prior to the copper plating and a detection of copper seed damage and copper seed corrosion associated with the copper plating. (10) Pub. No.: US 2003/0168345 A1 (23) Pub. Date: Sep. 11, 2003 he biased to an anode during copper plating, thereby percan be connected together and thereafter the switches may A method and apparatus for U.S. CL 8 6 (12) Patent Application Publication Assignee: Tatwan Semiconductor Manufacturing C25D 7/12 IN-SITU MONITOR SEED FOR COPPER PLATING Inventors: Minghsing Taul, Hsin-Chu (TW); Shih-Wel Chou, Taipel (TW) Publication Classification Suite 120 838 W. Long Lake Road Bloomfield Hills, MI 48302 (US) Mar. 7, 2002 10/093,177 United States Correspondence Address: TUNG & ASSOCIATES Co, Le Tsai et al. Appl. No.: Int. CL, Filed: ઉ 3 8 ઈ 3 3 3 USPAT USPAT USPATE USPATE US-PG SG-SU VS-FG VS-FG RULE-47 TYPE CODE Each switch plating of a semiconductor wafer. A ring contact for use in copper plating of the semiconductor wafer is generally divided into a plutality of switches thereof. The ring contact is biased to prior to copper plating of the semiconductor wafer to determine a copper seed layer conductivity. Each switch [0001] The present invention relates generally to semiconductor fabrication techniques and devices. The present invention also relates to copper plating devices and techniques utilized in the fabrication of integrated circuits on semiconductor wafers. The present invention also relates to contact rings among the plurality of switches can be connected together and thereafter the switches may be biseed to an ended during copper plating, thereby permitting in-situ monitoring of copper seed resistance prior to the copper plating and detection of copper seed damage and copper seed corresion associated with the A method and apparatus for monitoring copper seed layer growth during copper COUNTRY TW TW COUNTRY की FAST Browser - 15: 1188] 4 and 1 1US 20030169345 AT 1 1ag: S I Doc; 96/108 (50R1ED) I Format : FULL En Est Yew Look Window Heb In-situ monitor seed for copper plating STATE □ ם STATE םם ĺΣ ÞΣ ıΣ DZ DZ ľΣ D semiconductor wafers. The present invention also utilized in copper plating processes and devices. Ü ш September 11, 2003 US 20030168345 AL CITY Hsin-Chu Teipei U 20030168345 U ם [07], c25b007/12 ш ם ם Ľ U CITY March 7, 2002 non BACKGROUND OF THE INVENTION 77160 /01 205/157 205/157 9 US 20030168346 A 46 UB 20030168345 A 7 Taiwan Semiconductor Manufacturing Co., Ltd. PGPUB-DOCUMENT-NUMBER: INVENTOR-INFORMATION: NAME ASSIGNEE-INFORMATION: DOCUMENT-IDENTIFIER: US 3851382 A REPERENCE-PIGURES: PGPUB-FILING-TYPE: US 3686698 A US 3653999 A US 3620932 A PUBLICATION-DATE: US-CL-PUBLISHED: Tsai, Minghsing Chou, Shih-Wei TECHNICAL FIELD copper plating US-CL-CURRENT: BRIEF SUMMARY: Stort | O G IN DATE PILED: ABSTRACT: APPL-NO: INT-CL: TITLE: O B B ¥ 1 1 * 眘 **4** 0 0 3 4 B

ELECTROLYTE

ser - L5; [108] 4 and 11US 20010040038 A111ag; S1Doc; 1077108 [SGRTED] | Format; FUL

108-PG 108-PG 108-PG 108-PG 108-PG 108-PG US-PG Kind Codes D D ĺΣ **Σ** 1Σ Σ 12 ㅁ ш ㅁ c þ ם ם U US 20020027081 A 56 UB 20020033342 A 25 US 20020029961 A 42 US 20020027080 A |51 US 20020008036 A 95 US 20020000380 A 43 UB 20010040098 A 28 707 9

O E B

* Ŧ

7 ↓ ↑

4 10 10

2000-135207

chember during wafer transferring, the mist in the plating chamber is scattered out of the plating chamber. In the conventions plating apparatus, there was a possibility that contemination caused by mist of plating solution was not sufficiently prevented, with the result that plating with high reliability was not the airtight state of the plating release

a AUAU2U5

for example, a semiconductor wafer is applied given voltage through a plurality of contact pins provided in a holding member for holding the processing object. Accordingly, there is a problem in which a nomuniform film is formed on the processing object or no plating is performed when electrical contact of contact [0009] Moreover, in the aforementioned plating apparatus, a processing object, pins to the processing object is poor.

[0010] As a method for checking the contact state of contact pins to the processing object, there is a method disclosed in Unexamined-Japanese Patent Application KOMAL Publication No. H1-181600. This is the method in which a resistance value between two contact pins connected to each other is measured by a resistance measuring device to confirm the contact state of contact pins from the resistance values.

ଚେବ୍ଦ ପସ

[0011] The above method, however, is to confirm the contact state of the contact pins interposed between two contact pins. Accordingly, it is impossible to know which contact pin has <u>contact</u> failure. In order to check the <u>contact</u> state of each <u>contact</u> pin in detail, numerous <u>resistance</u> measuring devices must be used, and this makes the apparatus structure complicated. Thus, there was a possibility that the conventional plating apparatus did not confirm the passage of electric current through the processing object and the <u>contact</u> pins with ease and without fail, resulting that plating with high reliability was not performed.

SUMMARY OF THE INVENTION

With consideration given to the eforementioned problems, it is an object present invention to provide a processing apparatus and a processing with high reliability (0012) the ot

to provide a processing apparatus and a processing system with easy maintenance. Other object of the present invention is [0013]

[0014] Another object of the present invention is to provide a processing apparatus and a processing system, which is capable of easy and sure checking

electrical contact state.

for reserving a process solution, a processing mechanism for providing predetermined processing to the processing object using the process solution in the second area, a sucking line, provided in the first area, for sucking theosphere of the first area in the vicinity of a boundary between the first area and an exhaust line, provided in the second area, for evention, there is provided a processing apparatus comprising a chamber having first area for performing a delivery of a processing object between an outer the outer section in the vicinity section and the chamber, and a second area for providing given processing to the processing object; a process solution bath, provided in the second area, (0015) In order to attain the above objects, according to the present the boundary between the first area and the second area. atmosphere in the second area to exhausting of the boun

3

C25D 7/12; H01L 11/445; C25D 17/00; C25D 17/06 205/82; 205/123; 204/199; 204/228.4; 204/228.6; 204/264 drying unit provided around the transfer device. Each unit is structured to be detachable from the plating system. The plating unit is divided into a water transfer section and a plating section by a separator, and atmosphere of each section is independently set. C25D 3/38; C25D 21/12; A plating system is composed of a transfer device for performing transfer of a wafer, a plating unit and a washing! (10) Pub. No.: US 2001/0040098 A1 Nov. 15, 2001 Publication Classification ABSTRACT (43) Pub. Date: EE May 8, 2000 May 8, 2000 (51) Int. Ct. (52) U.S. Cl. Patent Application Publication 2000-133454 Inventors: Waturu Okase, Kanagawa (IP); Takenobu Matsuo, Kanagawa (IP) Foreign Application Priority Data PROCESSING APPARATUS AND PROCESSING SYSTEM May 1, 2001 101 Broadway San Diego, CA 92101 (US) 09/846,660 Correspondence Address: Mitchell P. Brook Baker & McKenzie Twelfth Floor United States € Okase et al. Appl. No.: May 2, 2000 Filed: <u></u> 65 3 9 ਰ g 8

Ę 밁

| Birdon - Mic. | Di Exploring ... | Bi Day page | Bi Day page | Bi Control of ruid to tures writing プロートラン マル・アン しのしゃ 37/17/20 Chim 21,30 ביו ונישלית Start S 69 50 2800 5000

3 EAST Browser - LS: (100) 4 and 110S 20010040038 ALLI ag: \$10 oc: 107/108 (50RTED) | Format : FUL

×

US 2001/0040098 A1

Patent Application Publication Nov. 15, 2001 Sheet 8 of 14 US-PG US-PG US-PG US-PG 416, the second concave portion 416b is formed. Accordingly, when the pressing trool 416 moves down, the contact pin 413a is contained in the first concave portion 416a and the seel section 415 is contained in the second concave portion 416b. At this time, the probe 418 in the first concave portion 416a and the contact make, the probe 418 in the first concave portion 416a measuring device 424 measures the electrical resistance between each pair of contact pin 413a of the cathode electrode 413 and probe 418 sequentially. pin [0093] Next, as illustrated in PIG. 9B, the pressing tool 416 moves down. At the position corresponding to the contact pin 413a of the lower surface of the pressing tool 416, the first concave portion 416a is formed. At the position corresponding to the seal section 415 of the lower surface of the pressing tool is normal when the current value between the contact pin 413a and the case corresponding probe 418 is more than a predetermined value. While, in the case where the current value is below the predetermined value, the controller 318 controller 318 determines that the contact state of contact pin 413a and the corresponding probe 418 is more than a predetermined value. While, in the case where the current value is below the predetermined value, the [0092] An explanation will be next given of a plating method using the above-structured plating unit 104. First, the contact state of contact pin 413a of the cathode electrode 413 is checked before the wafer W is plated. As illustrated in Fig. 9A, the pressing tool 416 rises in the holding section 414. At this time, the pressing tool 416, the contact pin 413a, and the seal section 415 are spaced one another. [0090] For example, the controller 318 determines that the contact state of contect pin 413a is normal when the current value between the contact pin 413a [0089] The measuring device 424 is connected to the controller 318. The measuring device 424 sends obtained current value data between each contact pi 413a and each probe 418 to the controller 318. The controller 318 determines the contact (connection) state of each contact pin 413a from the current continuation of plating or stop processing, and the like based on the determination result. This makes it possible to check the contact state of each contact pin 413a without fail, and to perform plating with high the case where the current value is below the predetermined value, the controller 318 determines that the contact state of contact pin 413a [0091] The controller 318 performs control of the overall apparatus , L Ľ DΣD ÞΣ Σ Þ Σ Ľ C Ľ C ╚ L ם ם ם U Ц ㅁ UB 20020033342 A 25 US 20020029961 A 42 US 20020027081 A 56 US 20020008036 A 95 US 20020027080 A 51 US 20020000380 A 43 US 20010040098 A 28 small current flows. reliability quantities. [0090] Por [0094] The abnormal 103 107 OBB * 7 ിറെക്ക് മമ Ŧ 1 1 **4** 10 0

ш 424b SECTION MEASUR SECTION SWITCH

[0095] After checking contact (connection), the pressing tool 416 rises and a space is formed among the pressing tool 416, the contact pin 413s, and the seal section 415. Then, as illustrated in FIG. 90, the second wafer transfer apparatus 213 loads the wafer W into the plating unit 104 through the space and mounts the wafer W on the contact pins 413a and the seal sections 415.

determines that the contact state of contact pin 413a is abnormal. The controller 318 stops plating when determining that the contact state is abnormal, and continues plating when determining the contact state is normal.

A A B ●

3

presses the wafer W from the above. This fixes the wafer W to be to the section 415. Next, the holding section 414 moves down as the state that the nearing that the nearing the section 415. Next, the holding section 415 was another the state that the nearing the section 415. Next, the list of the section 415 was another than the section 415 wa), the pressing tool 416 moves This fixes the wafer W to be [0096] Sequentially, as illustrated in FIG. 9D, adhered to down and

Start

X GIT Dress F, Highlight of hit terms initially MAN IN INCOME THE PARTY IN STAN MON Title ... Current OR Current XRef Retrieval C A BICS form Section Camage Willed Search | List: | Browse | Librare | Defeat operator OR 1 (참 EAST - IDOSOMI EAST WORKENSOE (Har Panel LANDSPATE) werst!] 그 문은 Yew. Ech. 15ch Yardow. Heb [이라니아 (제 사) (하) [라이라이아 (하) (하) 1/2 Mts C Doctality WINE Roody Masteri | 70 (26 (33)

9/2003 10/010,954

N. Highlight all hit terms indially Mesopulaseledus; 1203 PM | C | | S | MON The Pass ||| Solitones - Mics. || St. Experiorg - ... || Old Now case & | Classic Contrady | | Old Castocs | L. | Mil Takes | No. | Class | L. | Class | Class | L. | Class Current OR Current XRef Retrieval C A BRS form A Set form A Samage Fig Text | Ball ITAL Search List : | Browse | Quese | Quese | Quese | Quese | USPAT: US PGPUB Default operator: 08 13 not 11 Total Active

- 2 Li: (609) ((205/123) or (205/157)).CCLS.

- 2 Li: (1479716) contact or contacts

- 2 Li: (1479716) contact or contacts

- 2 Li: (1479716) contact or contacts

- 2 Li: (132389) 12 same 13

- 2 Li: (108) 14 and 11

- 2 Li: (108) 14 and 11

- 2 Li: (108) 14 and 11

- 2 Li: (1171047) measurement or measurement

- 2 Li: (122894) 17 or 18

- 2 Li: (122894) 13 near1 19

- 2 Li: (17) 110 and 11

- 2 Li: (5525) 13 near10 19

- 3 Li: (5525) 13 near10 19

- 4 Li: (5) Li: not li!

- 5 Saved

- 6 Saved

- 7 Li: (5) Li 名 EAST - IDelault FAST Workspace (Har hams LANDSCAPE) wessell 当 Ee Yew EG Ices Wrotew Heb | D | 四 | 回 (高) & | 和 | 配 | で | を | か | か 1/ Htt CDetain HITA CDrafts C Pending

9/2003 10/010,954

### Designation	二 [te View [te] Lote Window Heb □ □ □ □ □ □ □ □	RIGE RIGE
A Bros form A Sok form Eleva E	Drafts	N. 1.8 Points [Down 1.70 1.70 1.10
1 PT B Document ID Issue Date Pages Title Current OR Current XBer Retrieval C Inventor S C C	інсенніння мінняналистистистистистистистистистистистистисти	A Sertem Samage Brack
	1 PT P Document ID Issue Date Pages	Current OR Current XRéf Rétrieval C Inventor S C
	HIRL.	
Mark Mark	Statijj 🗷 😂 🔯 🔟 📗 [Birbon - Mis. 12 Esplang 19 Nov cane f. 19 Tope pass 18 Contrapi 1 10	◆Charcoss [] Mai defent [No.] Mone case [] Document Document Money Main Money

435/173.6

|Sinewisees | |Bosciment | Bische Mak | |Aleast - Da. | Bidosument | |Aleast 1827 | | With Samily Bull 1207 PA very specific complex output signal is desirable, such as in the electrolytic plating industry. An optional process feed-back system may be employed to monitor and respond to output signal and compares it to the desired signal in order to produce an error aignal. The error aignal is fed to the prover stage and is used to modify the input signal and produce the desired output. The desired staginal is properated by the user by selecting a plurahity of pre-defined stored waveforms, modifying them, and arranging them enables the user to modify the stored waveforms on-screen. Such control is particularly useful in industries in which a Faraday Technology, Inc. newletter, distributed at a trade show Jan. 25, 1999. A power supply for producing complex non-periodic waveforms from a sum of periodic waveforms is disclosed. The power supply includes a controller which measures the such that the desired complex non-periodic waveform is created. The user can enter the instructions for modifying 6,146,515 Nov. 14, 2000 and arranging the waveforms via a panel having a keyrad and display, or using a computer muning software which Primary Examiner—Kathrya Gotgos Assistani Examiner—Thomas H. Parsous Attorney, Agent, or Firm—Wallenstein & Wagner, Ltd. 22 Claims, 5 Drawing Shoets OTHER PUBLICATIONS ABSTRACT Patent Number: 4/1998 Zhao et al. Date of Patent: ٤ OUTEN OUTEN AMOS 18 MONTORED \$ AND/OR REMOTE COMPO. plating process variables. 8 5,736,370 MODULATION / Ξ [45] 22 53 205/R1; 204/229.5; 204/230.6; 205/R1; 204/229.5; 230.6; 205/81 307/252 1 204/58 204/228 204/114 204/141 204/129.3 204/29 M 204/24 M 204/228 Enrique Guttérrez, Arlington His.; Bontfacio Diaz, Chicago, both of Ill.; Rogello Valenzuela, Chihushua, 々 POWER SUPPLY AND METHOD FOR PRODUCING NON-PERIODIC COMPLEX WAVEFORMS Assignee: Teenu, Inc., Arlington Heights, IIL 夲 [19] U.S. PATENT DOCUMENTS United States Patent Kobayashi Pernick et al. PLTER L-C References Cited REGLENCY Mitchell Dec. 16, 1998 Appl. No.: 09/212,939 4/1991 12/1993 1/1996 Gutiérrez et al. Inventors: Int. CL. 3,662,804 3,983,014 4,318,176 4,430,178 4,608,138 4,609,02 4,635,007 5,007,993 5,007,993 5,486,280 Filed: [75] [54] $\overline{\mathbb{E}}$ E 22 22 E8 [56] | Stribox - Mic. | St. Exploring - ... | S. Now care E. | S. Codd prod... | SE Contrady L.) | S. Clastrops - [.] | M. Tefret: [No. USPATE USPAT USPAT USPAT USPAT by the user in order to compensate for plating process variables in a closed loop system. The user may view the feedback signal on the ICD display panel (or computer monitor), and set reference and factor parameters to determine the behavior of the system based on the equation: onal process feedback system can be implemented to measure any riable, for instance, resistance barrier layers at the cathodic Such information is fed back to the secondary rectification portion 330 in the form of a voltage or current signal. The output can then be modulated in proportion to the feedback signal and according to variables set Power supply and method for producing non-periodic complex waveforms c L L و و ALIAST Browser - 1.16; (20) 12 and 15 FUS 6146515 A FT ag. S FD oc. 5/20 (SORTED) | Format : KW10 С Σ Þ Þ ĺΣ יי **D** Current U9 Original Classification - CCOR (1): $\frac{205/91}{}$ ם ш U US 6146515 A u U 6146515 25 옄. 5 Description DOCUMENT-IDENTIFIER: US 6544397 B2 US 6444109 B1 6322963 B1 US 6200451 B1 6146515 A UB 5767191 A UB 5739692 A plating variable, US-PAT-NO: Detailed 8 5 TITLE: Start (**♥** 🗷 🗷 🗞 ଚେବ୍ଦ ପଦା 4444 3 8 ₹ î Ŷ 夰 ₹ 📆 ð **49 49 ●**

3.EASI - IDeloui EASI Workspace (Flat Panel LANDSEAPE) wep.ij	
[DEER 28 128 128 128 128 128 128 128 128 128	
-C DraftsO PendingM Active	SESSY E.Litt. Browne Does Does Doe
-2 L2: (147916) contact or contacts -2 L3: (1609533) resistance -2 L4: (13239) l2 same l3 -2 L4: (1171047) measure or measured or measuring -2 L5: (108) l4 and l1 -2 L9: (1220894) l7 or l8 -2 L10: (13669) l3 near3 l9 -2 L10: (38669) l3 near3 l9 -2 L10: (38669) l3 near10 l9 -2 L10: (5552) l3 near10 l9 -2 L13: (25) l12 and l1 -2 L14: (5) l13 not l11 -2 L15: (331) (205/81-85). CCLS2 L16: (27) l17 not l15 -2 L16: (27) l17 not l5 -2 L16: (27) l17 not l5 -2 L16: (27) l17 not l5 -3 Saved -4 Tagged (0) -5 UDC	117 agt 15
6-0 Trash	A BESS forms (A SSR forms) (20 mags) 製Test (20 minus)
U 1 PT P Document ID Issue Date Pages 7 TITIE	e Current OR Current XRef Retrieval C Inventor B C 9
1 PT B Document ID Issue Date Pages N.	Current OR Current XAof Retrieval C Inventor B C E 3
Print Oberson Minne	
Roady ■Sterl∬ (2) (4) (2) (2)	

West 128FM V Highlight all hit terms initially MON D Push Title ... Current OR Current Retrieval C A BRS forms A SAR form 2 Samage Witch 120 not (113 or 116) DBs USPAT. US.PGPUB Default operator: OR 2014: (5) 113 not 111
2015: (331) (205/81-85).ccis.
2015: (28) 112 and 115
2017: (33) 14 and 115
2018: (27) 117 not 15
2019: (780) (204/224R).ccis.
2019: (780) (204/224R).ccis.
2019: (17) 112 and 119
2019: (180) (204/224R).ccis. 9/2003 10/010,954 WHE COCCER THE Masters | St 65 (St 17) © Failed
Saved TAGGAG (I)

Assignee: Int. Cl.7 U.S. C. Notice: Filed: ž હ 9 $\widehat{\mathbb{C}}$ £ £ £ (21) 32 3 (36) USPATIC USPAT USBAT I to monitor the voltage/current across the external resistor to address this oblem. If the voltage/current across the external resistor 200 falls outside a preset operating range that is indicative of a high substrate-electric separate controllers, etc. As the physiochemical, and hence electrical, properties of the inner electric contact elements 172 change over time, the VSS analyzes data feedback. The data is compared to pre-established the VSS then makes appropriate current and voltage alterations to Kind Codes Electric contact element for electrochemical deposition system and method Although the electric contect ring 152 of the present invention is designed to resist deposit buildup on the inner electric contect elements 172, over multiple substate plating cycles the substate-electric contect element electric contact element 165 and can be separately controlled and monitored to typically contact element resistance, the sensor/alarm 204 triggers corrective measures such as shutting down the plating process until the problems are corrected by interface resistance may increase, eventually reaching an unacceptable value. An electronic sensor/elam 204 can be connected across the external resistor Alternatively, a separate controller can be connected to each very smart industry used to supply and/or control current such as variable resistors, and any combination of devices known in the provide a uniform current distribution across the substrate. A very system (VSS) may also be used to modulate the current flow. The VSS 28 EAST Browser - L.21; (16) 20 not (13 o... | US 6613214 82 | Lag.: S | Doc.: 2/16 (SOBTED) | Format : KW Σ Current US Cross Reference Classification - CCXR (2) _ Σ Σ Σ U U Ľ 9 Ľ ╚ 껆 us 6613214 u טט 6613214 comprises a processing unit ensure uniform deposition. 80 54 35 8 15 DOCUMENT-IDENTIFIER: US 6613214 BZ UB 6444101 BI US 6585876 BZ US 6582578 B1 UB 6576110 B2 UB 6572742 B1 UB RE37749 E processes and operator. US-PAT-NO: setpoints TITLE: Ah 200 **3 3 3** × Ŧ 1 1 **₹** ① Ø ଚେଡାଡା ପାଘା 4 1 0 0 3 **1** 2 0 6 6 6 6 6 6 6 6 6 €

first side and an edge joining the first side and the second side. The aparatus comprises a substrate hother system and an electric contact element. The electric contact element apprisculty contacts one of the second side or the edge of the substrate. In one aspect, the substrate is rotated about its US 6,613,214 B2 primarily on a seed layer formed on at least a first side of a substrate. The substrate has a second side that is opposed the axis when the seed layer on the substrate is immersed in the electrolyte solution during the metal film deposition. In different embodiments, the electric contact element contacts the seed layer on the second side of the substrate, a diffusion Sep. 2, 2003 Pitteey, Ney Contact Manual, 1.M. Ney Co. (1973) (No vertical axis when the seed layer of substrate is immersed in the electrolyte solution during the metal film deposition. In another aspect, the substrate is not rotated about its vertical barrier layer on the second side of the substrate, or the seed An apparatus and associated method for deposition of metal ions contained in an electrolyte solution to form a metal film Prinary Examiner—Donald R. Valentine (74) Attorney, Agent, or Firm—Moset, Patterson Sheridan Peter Singer, "Tantalum, Cooper and Damascene: 'Future of Interconnects," Semiconductor International, 1998, pp. cover, 91–92, 94, 96 & 98. FOREIGN PATENT DOCUMENTS 38 Claims, 12 Drawing Sheets (List continued on next page.) OTHER PUBLICATIONS layer on the edge of the substrate (10) Patent No.: (45) Date of Patent: \$8-182823 60-172291 04-131395 04-280993 63-118093 97/12079 99/25904 99/25905 66668 Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 96 days. Continuation-in-part of application No. 09/289,0774, filed on Apr. 8, 1999, now Plan. 6,258,220, which is a continuation-dapart of application No. 09/201,486, filed on Nov. 20, 1998, now Pat. No. 6,21,236. C25D 5/02; CZ5D 5/00; C25D 17/00 204/118; 205/137; 204/212; 204/224 R; 204/297.01 204/224 R; 205/118, 137 Inventors: Yezdi N. Dordi, Palo Alto, CA (US); Joseph J. Stevens, San Jose, CA (US) Applied Materials, Inc., Santa Clara, CA (US) ELECTRIC CONTACT ELEMENT FOR ELECTROCHEMICAL DEPOSITION SYSTEM AND METHOD (12) United States Patent Related U.S. Application Data U.S. PATENT DOCUMENTS (List continued on next page.) Prior Publication Data US 2001/0000396 A1 Apr. 26, 2001 References Cited Dec. 5, 2000 Appl. No.: 09/730,968 (58) Field of Search Dordi et al. 4,364,816 A 4,428,815 A 4,435,236 A

眘

C25D45/34 C25D/5/18 C25D/5/18 C25D/5/02 C25D/5/02

털

bestigate williams

X GIE WAYSOUDDENE 1237 PM W. Highlight of hit terms initially MON J. Push Current XRof Retrieval C A BRS Norm A KS-R form | Damage | PR Text | BH HTM 123 net (113 er 116 er 120) 11: (609) ((205/123) or (205/157)).CCLS.

12: (1479716) contact or contacts

13: (809533) resistance

13: (132389) 12 same 13

14: (132389) 12 same 13

15: (108) 14 and 11

17: (1171047) measure or measures or measured or measuring

18: (414681) measurement or measurment Issue Date Pages -20.15: (28) 112 and 113
-20.115: (33) 14 and 115
-20.119: (780) (204/224R).CCLS.
-20.120: (17) 112 and 119
-20.121: (16) 120 not (113 or 116)
-20.122: (1174) (204/228.1-230.8).CCLS.
-20.123: (57) 112 and 122
-20.123: (57) 112 and 122
-20.123: (48) 123 not (113 or 116 or 120)
-20.123: (48) 123 not (113 or 116 or 120)
-20.123: (48) 123 not (113 or 116 or 120)
-20.123: (48) 123 not (113 or 116 or 120) (331) (205/81-85).CCLS. (28) 112 and 115 (55525) 13 near10 19 **5** L10: (38669) 13 near3 19 (17) 110 and 11 (22) 112 and 11 (5) 113 not 111 9/2003 10/010,954 Start S & B # Hts Operalls Oprafts
Opending **1** 112: **&** 114: **3** 111:

s. Akihisa Hongo, Tokyo (17); Kentchi Surudi, Tokyo (17); Astrashi Chono, Tokyo (17); Mitsuo Tada, Tokyo (17); Akira Ogsta, Tokyo (17); Satoshi Sendal, Tokyo (17); Kqf Mishima, Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. B23H 7/14; C25B 15/00; C25B 9/00 204/228.7; 204/229.8; United States Patent Foreign Application Priority Data U.S. PATENT DOCUMENTS PCT/JP99/03729 7/1984 Rolff et al. References Cited Jan. 19, 2000 PCT Pub. Date: Jan. 20, 2000 PCT Pub. No.: WO00/03074 Jul. 9, 1999 09/463,019 Pokyo (JP) PLATING DEVICE Hongo et al. § 371 (c)(1), (2), (4) Date: EE Inventors: Appl. No.: PCT Filed: 4,461,690 A Assignee: PCT No.: Jul. 10, 1998 Jul. 16, 1998 (51) Int. Cl.7 U.S. CI. Notice: ₹ (25) (58) (12) હ 3 $\widehat{\mathbb{C}}$ 3 3 8 83 ළි (56) USPATE USPATE USPATE USPAT contacts 15 is a combined resistance value RO which comprises of the contact resistances R1 and R3 between the substrate 12 and the respective feeding contacts 15, and the resistance R2 of the conductive layer itself on the substrate 12. Here, volues of the contact resistances R1, R3 are only about several hundred milli-ohms(m.OMEGA.), therefore, measurements must be performed 9, r1, r2 show the resistance values of the wiling connecting the constant current circuit 32 to each of the feeding contacts 15, 15 (A, B). And r3, r4 show the resistance values of wiring connecting the amplifier 33 to each of the a schematic wiring diagram of the circuits for contact resistance plating feeding for feeding contacts of the plating apparatus. feeding contacts 15, 15 (A, B) The current flowing in the constant current circuit 32 is designated by I.sub.M, the current flowing in the amplifier 33 by Kind Codes value Purther, it is preferable that the conduction detection device be provided A method for checking the conduction state between the conductive layer of the substrate 12 and the feeding contact 15 is to measure the resistance value between two feeding contacts 15. The resistance value between two feeding Detailed Description Text - DETX (15):
The combined resistance RO=R1+R2+R3 is usually in a range of 700.about. 900 m.OMBGA. and to measure this low level of resistance accurately, it is m.OMBGA. and to measure this low level of resistance accurately, it is necessary to cancel out the wire resistance. PIG. 9 shows an equivalent circuit for explaining the method for canceling the wire resistance. In FIG. οŧ with a contact resistance measuring device to measure contact resistance between a conductive layer on the plating sufface of the substrate and individual feeding contacts so as to determine electrical conductivity properties of respective feeding contacts according to respective values measuring device to device resistance contact resistance measured by the contact resistance measuring A LAST Browser - 1.24; [48] 23 not [13 o... 1 US 6517689 B1 1 Lag. S | Doc. 2748 (SORICD) | Format : KWI ╚ C D u Description Text - DATX (12): 11 is a schematic circuit diagram of the contact ш 1 Σ D. Σ lΣ ם Drawing Description Text - DRIX (9): PIG. 8 is a circuit diagram of a basic measure the resistance between the feeding **900 image for Certificate of Correction** ם ם U 30 נים ㅁ Plating device DETX (9) ם ם US 6517689 U ш Ľ 6217689 Description Text -107 Summery Text - BSTX 17 13 31 DOCUMENT-IDENTIFIER: US 6500317 B1 US 6517689 B1 US 6447668 BI US 6413389 B1 US 6267855 BL US 6428681 B1 KWIC UB 6551484 with precision 2 2 0 0 US-PAT-NO: Drawing PIG. device. TITLE: Start | O B B * Ŧ † ţ 7 **4** 0 Ø **റെ**ത്ത് മിമി of Ф B # 🚈 @ 4 4 666006666 **3** 4

US 6,517,689 B1 Feb. 11, 2003 (45) Date of Patent: Patent No.: 60

Z | O | Y

0 Uzoh 204/279 R 0 Uzoh 204/297 R 0 Va der Bergen er al ... 205/337 P 0 Patron et al.

4,479,980 A • 101984 A 4,479,980 A • 101984 B 4,640,123 A • 121999 E 6,004,440 A • 121999 E 6,113,139 A • 6,2000 U 6,139,712 A 102000 P 6,156,139,712 A 102000 P 6,156,139,988 B1 • 122000 P 6/2000 6/2000 10/2000

204/227

Patton et al. Reid et al.

FOREIGN PATENT DOCUMENTS

12/1993

5-320977

Ę

cited by examiner

204/406 204/212

Ebare Corporation, Tokyo (JP)

..... 10-195932 10-202270

204/229.8, 230.8

The present invention is to provide a conduction detection condition) of feeding contacts with conductive layers of a plating apparatus, which is able to produce uniform currents to flow through each of feeding contacts. The apparatus has cific voltage between the electrode and conductive layers substrate. The present invention also provides an electroto a substrate which is affixed to a plating jig electrically through a plurality of feeding contacts for applying a spea plating vessel, in which an electrode is disposed opposite that can detect electrical conductivity

Primary Examiner—Nam Nguyen Assistant Examiner—Wesley A. Nicolas (74) Attorney, Agent, or Firm—Wenderoth, Lind & Ponack,

ABSTRACT


(53)

29 Claims, 12 Drawing Sheets

flows from the plating jig through the feeding contacts to the substrate. A conduction detection device is provided to detect electrical conductive states between the plurality of

feeding contacts and the conductive layer on the substrate.

provided on a plating surface of the substrate. Plating current



10/010.954 9/2003

| 图 Indoox · Mic. | [12 Exploring ... | 图 Non-crose &] 图 Control of | 图 Control of | March 190 | Non-crose &] 图 Control of | Non-Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. 10-195932 C25B 9/04; C25D 21/12 204/228.7; 204/229.8; Inventors: Junkchter Yoshloka; Satoahl Sendai;
Abushl Chon; Milson Dad; Adhlas
Hengu; Washlaba Mukulyana; Kenya
Tomioka; Adra Ogata; Kentehl 9-36304 \mathbf{C} PLATING APPARATUS FOR DETECTING THE CONDUCTIVITY BEIWEEN PLATING CONTACTS ON A SUBSTRATE Ebara Corporation, Tokyo (JP) Suzuki, all of Tokyo; Naomitsu Ozawa, Kanagawa, all of (JP) (12) United States Patent Foreign Application Priority Data PCT/JP98/05672 Dec. 16, 1998 Jun. 16, 2000 PCT Pub. Date: Jun. 24, 1999 PCT Pub. No.: WO99/31304 2-4 09/581,761 3-1 Yoshioka et al. § 371 (c)(1), (2), (4) Date: EE Appl. No.: PCT Filed: Assignee: PCT No.: Int. Ci.'. Dec. 16, 1997 Jul. 10, 1998 Notice: 3 હ 3 € 8 8 8 3 8 USPAT USPATE USPAT USPAT USPAT ç Plating apparatus for detecting the conductivity between end state 3-3. A resistance messuring davice 4-2 is connected between the wires 3-4 and 3-4. A jig having the circuit configuration described above is disposed opposite the anode 13 in the plating solution O contained in the plating beth 10 shown in Fig. 1. The jig conducts electric current supplied from the DC power source (plating power source (plating power source) 14. When each of the conducting pins 2-1, for the connecting to the other ends of the reverse-current blocking diodes together Kind Codes According to another aspect of the present invention, the conductivity at detector may comprise a contact resistence measuring device for measuring contact resistance between the feeder contacts and the conductive area on the substrates and detects the conductivity state of the feeder contacts besed on the contact resistance measured by the contact resistance. confirming conductivity state between a plating jig having a plurality of conducting plus and a substract to be plated having a conductive film, the substrate being mounted on the plating jig having a plurality of conducting pins such that the conducting pins contact the conductive film thereon, the is connected between the wires 3-1 and provided a method reverse-current blocking diode to wiring connecting to the conducting pins, resistance Drawing Description Text - DRTX (13): FIG. 12 shows an example circuit construction for a contact resistance measuring device disposed at the feeder contacts; and method comprising: disposing the conducting pins of the plating jig being electrically separated independently with each other; attaching an end of wiring connecting to a plating power source; and measuring an electrical resistance between the wiring so as to measure the electrical resistance between conducting pins of the plating jig. shows an example of a basic circuit construction for measuring Drawing Description Text - DRTX (12):
FIG. 11 shows the wiring configuration for measuring contact
the feeder contacts and supplying current for plating; d o 2 [AST Browser - L.24; (48) 23 not (13 o... | US 6500317 01 | Lag; S | Doc; 3/48 (SURTED) | Format ; KV L Þ ㅁ plating contacts on a substrate Σ D2 |D2 Σ solve the above mentioned subject matter, D Ľ ם ם resistance values between feeder contacts; L ם Ц ╚ U Drawing Description Text - DRTX (10): A resistance measuring device 4-1 Detailed Description Text - DETX (5) ם ב ㅁ US 6500317 L Summery Text - BSTX (10): 6500317 Text - BSTX (9) 107 22 11 Document ID v DOCUMENT-IDENTIFIER: US 6551484 B2 US 6517689 B1 us 6500317 B1 US 6447668 B1 UB 6413389 B1 US 6267855 B1 US 6428681 B1 KWIC Summe ry 2 2 3 3 3 3 3 3 σ US-PAT-NO: FIG. TITLE Brief Brief IR Stort O E B 44 0 0 B # 2 0 × Ŧ Î Ŷ Ŷ \$ Ð ୨ଡେଡ 00 6660066 **49 49** ● 3 a Ø

(45) Date of Patent: (10) Patent No.:

US 6,500,317 B1 Dec. 31, 2002 8

205/133

U.S. PATENT DOCUMENTS References Cited . 180

FOREIGN PATENT DOCUMENTS

7/1981 10/1988 12/1993 8/1994 63-241472 5-320977 3003657 B-B-B-B-


Assistant Examinar—Wesley A. Nicolas (74) Attorney, Agent, or Firm—Wenderoth, Lind & Ponack, LL.P. Primary Examiner-Nam Nguyen cited by examiner

of the parality of feeder councing the conductive area of the substrate, and a plating apparatus capable of forming a plating film of uniform thiskness by supplying a uniform plating current through a plutality of feeder con-tacts. The present invention provides a conductivity sensing device capable of detecting the conductivity (contact state)

ABSTRACT

63

5 Claims, 12 Drawing Sheets



MASCI INDIBABOAGGINES (MASCI 138 PM Ky Highlight all hit terms initially TI Push Current OR Current XRef Retrieval C Ab BRS turm | Ab Ba R turm | Rad | Walted | Market 126 not (113 or 116 or 120 or ### 12: (1479716) contact or contacts

12: (1479716) resistance

14: (132389) 12 same 13

15: (108) 14 and 11

15: (1171047) measure or measures or measured or measuring

15: (1220894) 17 or 18

110: (1220894) 17 or 18

111: (17) 110 and 11 | U | 1 | PT | P | Document ID | Issue Date | Pages | LL28: (63) 126 not (113 or 116 or 120 or 123) 11: (609) ((205/123) or (205/157)).ccis. -3 BRS: 126 not (113 or 116 or 120 or 123) (57) 112 and 122 (48) 123 not (113 or 116 or 120) (87) 14 and 119 (1174) (204/228.1-230.8).CCLS. 表 EAST - (Default EAST Workspace (Flat Panel LANDSCAPE) was p.] コ Ee ゾew Edt. Iools 坐frdom 出的 (16) 120 not (113 or 116) 125 not (15 or 117) (331) (205/81-85).CCLS (780) (204/224R).CCLS. (55525) 13 near10 19 (22) 112 and 11 (17) 112 and 119 (28) 112 and 115 (33) 14 and 115 (27) 117 not 15 (5) 113 not 111 9/2003 10/010,954 Start S S S I 1/4 Hts Cooper - Pending 112: **4** 1.13: @ Failed

X OF

(数 EAST - (Default EAST Workspace (Flat Panel LANDSCAPE),wsp:1]	
	18 PM
•	
(1479716) contact	(Spec) USPATIUS PERUB
	F. Highlight of his terms ratiosy
132389) 12 same 13	
1171047) measure or measures or measured or measuring	
(414681) measurement or measurment	
-2 19: (1220894) 17 or 18	
(17) 110 and 11	-
112: (55525) 13 near10 19	
	8870
	24
(17) 112 and 119	
	49
122: (1174) (204/228.1-230.8).ccis.	
(25)	
(40)	
(8/)	
(/8) 125 not	<u></u>
20 00	T. C.
(52)	
(56)	CO TO THE CONTRACT OF THE CONT
	A BRS form (A SAR form California Price) British
U 1 PT P Document ID Issue Date Pages Title	le Current OR Current XRef Retrieval C Inventor 8 C 3
-	
-	
x	
7 ttp Cotate Think	
· Steat	

ки - Lili: (56) 30 not (13 о... 1 US 6432202 ВТТ вар. S I Doc. Э756 (500 TED) i Format : KW/ • Iook Уfrdow Bob 10/010.954 9/2003

USPATE USPAT S USPATE USPAT USPAT USPAT The power supply circuit that supplies current to the seed layer includes the plurality of <u>contacts</u> 56 located on a <u>contact</u> ring. In electroplater ambediaments, a single power supply applies electricity to a junction that is electrically connected to all of the metal contects 56. The electrical characteristics of different <u>contacts</u> may vary, especially after prolonged use. Those metal contacts having a higher <u>resistence</u> provide less electrical current to the adjacent seed layer. If an equal voltage is applied to each metal contact, those contacts with increased may well with seconds also have a higher current flowing therethrough as indicated by Ohm's law. Non-uniform power distribution and current desities are applied to the seed layer across the wafer plating surface as a result of the varied electrical current applied by the contacts. This inequality of non-uniform power distribution and current densities results in uneven deposition of metal to the seed layer. Method and apparatus for supplying electricity uniformly uneven depositing of time dependent variations in material buildup upon the different contacts 56. Bach contact will thus develop unique and unpredictable geometric profiles and varying resistances of the contacts provide modified electrical fields. In addition, the contact resistance at the contact/seed layer interface may vary from wafer 48 to wafer, resulting in inconsistent plating distribution between deposition of process Each <u>contact</u> will thus develop unique and unpredictable geometric profiles an densities, thus producing verying and unpredictable resistances when exposed a similar voltage. The varying <u>resistance</u> of the individual <u>contacts</u> 56 results in a non-uniform current density distribution across the wafer. The Kind Codes c ╚ L One major contributor to a non-uniform b Ľ Σ Σ Σ ĺΣ 口 DOCUMENT-IDENTIFIER: US 6432282 B1 ם ם םם different wafers using the same equipment ß D Ľ 1 П Ľ to a workpiece םם ㅁ L Ľ ㅁ Brief Summary Text - BSTX (10): U In metal deposition systems, Brief Summery Text - BSTX (9): 22 13 11 12 ТΤ, Document ID 9 UB 6524464 B2 US 6432282 B1 US 6337002 B1 US 6267860 BL US 6436270 B1 US 6428689 BI US 6361678 BI the metal layer. US-PAT-NO: TITLE:

െ ഗ

0041

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. 204/230.2; 204/230.8; 204/286.1 204/286.1, 230.8, 224 R, 228.1 U.S. PATENT DOCUMENTS 5,156,730 A . 10/1992 Bhan et al. References Cited Mar. 2, 2000 Appl. No.: 09/518,182 (58) Field of Search Int. Cl. U.S. CL. Notice: Filed: (22) € (21) මි 3 (36)

CURRENT 2 22,00 242 216 CIRCUITS MEMORY POWER SUPPLY SPU 218 CONTROLLER g 22 <u>{</u>

205/118

feadback portion 242. senses the electric current being applied to its particular contect 56, and provides input to the controller 204 indicative of the electric current. The controller relies upon this sensed electrical current to balance the electric current between the different contacts 56 (if

United States Patent Shamouilian et al. (21)

Aug. 13, 2002 (45) Date of Patent: (10) Patent No.:

5,503,730 A • 4/1996 Onamo et al. 5,585,469 A 3/1999 Khalodenko 6,071,388 A • 6,2000 Utoh METHOD AND APPARATUS FOR SUPPLYING ELECTRICITY UNIFORMLY TO A WORKPIECE

<u></u>

િ

⊘ 5 3

* ₹ î Î 7

4 0 Q

5/1999 WO 99/25905 Ş

Inventors: Shamoull Shamoullian, San Jose;
Anada H. Kumar, Mipitus; Donald J.
Olgado, Palo Alto; Hoope J. Streens,
San Joee; Rloaved Leon, Palo Alto;
Jon Clinton, San Jose, all of CA (US)

Applied Materials, Inc., Santa Clars, CA (US)

Assignee:

E

Primary Examiner—Robert Dawson

ABSTRACT (53)

regulator. The current sensor is attached to each of the regulator controls current applied to each of the multiple The present invention relates to a device that supplies electricity to a substrate. In one embodiment, the device includes multiple contacts, a current sensor, and a current plurality of contacts to sense their electric current. A current current sensor. In another embodiment, a compliant ridge is formed about the periphery of each contact to seal the contact from undestred chemicals. contacts in response to the

> B23H 7/04; B23H 7/14; C35B 9/04 204/228.1; 204/229.8;

| 图 Indoor - Mics. | 图 Experime| 图 November | 图 Control of Chasters : | 图 Control of Indoor One | 图 Control of Indoor One | 图 Control of Indoor One Indoor One

as described below.

IN Start S (S) (D) (D) necessary),

Detailed Description Text - DETX (8):

FIG. 2 depicts a power supply 22 of one embodiment of the present invention associated with fountain plater 10. This embodiment provides a design for the power supply that supplies power to individual contacts in which the electric currents supplied among the different contects 56 are balanced even if the resistance of each contact 56 differs. The power supply 22 provides a more uniform electric current density (and application of electric current density)

to the seed layer, even in those instances that contacts 56 have unequal resistances. An individual conductor with feedback portion 242 connects each contact 56 individually to a controller 204. Bach individual conductor with

3 2

6,432,282 B1

S

205/83 204/297 B Osamo et al. Kholodenko et al.

216/11

FOREIGN PATENT DOCUMENTS

C25D/5/02

cited by examiner

Patterson Assistan Examinar—Michael J Feely (74) Attorney, Agent, or Firm—Moser, Sheridan, LIP

અ

11 Claims, 5 Drawing Sheets

9 8 5 ● 6	98 58 5 B	BBB DE	100		0 ୭୯ 🏻 🗗 🕻 ଅ		* 6 9 0	ol Fil
Brief Summary Text - BSTX (5): Electroplating involves making electrical contact with the mafer surface upon which the electrically conductive material is to be deposited (hereinafter upon which the surfaces). To insure a uniform deposition, it is important that the electrical contact with-the mafer plating surface be uniform and reliable.	Brief Summary Text - BSTX (4): The manufacture of <u>semiconductor</u> devices requires the formation of the manufacture of <u>semiconductor mafers</u> . For example, electrically conductive leads on the <u>wafer</u> are often formed by electroplating (depositing) an electrically conductive material such as copper on the <u>wafer</u> and into patterned trenches.	Smith-Hicks; Erica Brief Summary Text - BSTX (2): Brief Summary Text - BSTX (2): The present invention relates generally to a method and apparatus for treating the surface of a substrate and more particularly to a method and apparatus for electroplating a layer on a semiconductor wafer.	tus for electrochemically treating semiconductor wafers	keide and the contacts. As a further measure to prevent the region behind the compliant seal is pressurized. By the region behind the compliant seal is pressurized. By fire during electroplating, bubble entrapment on the wafer ented. Further, the contacts can be arranged into banks of a resistivity between banks can be tested to detect poor a resistivity between banks can be tested to detect poor actions between the contacts and the wafer surface.	<pre>gier surface includes a cup having a erimeter, a compliant seal adjacent the compliant seal and a cone attached to a forms a seal with the perimeter region g solution from contaminating the wafer</pre>	US-PAT-NO: 6436249 DOCUMENT-IDENTIFIER: US 6436249 B1 TITLE: Clamshall apparatus for electrochemically treating semiconductor wafers	US 6475369 B1 20 C C C C C C C C C C C C C C C C C C	Ug 6572742 B1 30 [] []
317		·		(52) U.S. Cl	(21) Appl. No.: U9/370,093 (22) Filed: Msy 17, 2000 Related U.S. Application Data (63) Communion of application No. 08/399/994, filed on Nov. (53) 1997, now Pal. No. 6,156,157. (51) Int. Cl.7	(*) Notice	(54) CLAMSHELL APPARATUS FOR ELECTROCHEMICALLY TREATING SEMICONDUCTOR WAFERS (75) Inventors: Evan E. Patton, Pordard, Wayne Fetters, Carby, both of OR (05) (73) Assignes: Orey live Systems, Inc., San Jose, CA	Patton et al.
	299 300 299			regunt original the compliants such as present on the wafer charge electroplating, butble entrapment on the wafer surface is prevented. Further, the contacts can be varied to benties of contacts and the resistivity between banks can be tested to detect poor electrical connections between the contacts and the wafer surface. 11 Claims, 48 Drawing Sheets	An apparatus for electroplating a wafer surface includes a cup having a contral spectrue defined by an inner perimeter, a compilant seal adjacent the inner perimeter, contacts adjacent the compilant seal and a cross strated to a rotatable spinelle. The compilant seal forms a seal with the perimeter region of the wafer surface preventing plating solution from contaminating the wafer degre, wafer backaide and the concacts. As a further measure to prevent contamination, the	"hetroux lovenion Disciosire rora (Company Commential), not dated, 4 pages, Date Not Available. Primary Examinar—Donald R. Valentine Assistant Examiner—Erica Smith-Hicks (74) Attorney, Agent, or Firm—Signivan Morrill LLP, Philip W. Woo ABSTRACT (57)	OTHER PUBLICATIONS "Upside-Down Resist Costing of Semiconductor Wafers", IBM Technical Disclosure Bulletin, vol. 32, No. 1, Jun. 1989, pp. 311-313. Evan E. Pettion, et al., "Automated Gold Plate-Up Bath Scope Document and Machine Specifications", Tekroniz Confidential, dated Aug. 4, 1989, pp. 1-13.	(45) Date of Patent: *Aug. 20, 2002

Elo Edi Vi	7/ Z.UU.3 81 EAST Browser - 1.13: [28] 12 and 81,US 6436249.B1 I fag: STDoc: 5/26 [50NTED] I format : KWIC Elo Edit Yew Took 'Mirdow 'Bob				
	Document ID V Pages 11 83 U S C P Xind Codes 3 200 2010	U.S. Patent	Aug. 20, 2002	Sheet 10 of 48	US 6,436,249 B1
	UB 65/7937 B1 26 C C C C C C C C C C C C C C C C C C				k esd
	U9 6444111 B1 62 0 0 0 0 0 0 0 0 0 0 0				n de l
]0					0
e S				3	6. 1.
平 ※	E 6436249		780	80	
Ŷ	DOCUMENT-IDENTIFIER: US 6436249 B1				102 171
Ā ţ	TITLE: Clamshell apparatus for electrochemically treating semiconductor wafers				
0. >					
Ø	wafer surface includes a cup having a			86	
০ ৩ ৫	egion			ļ	788
707					
¥ 75 0	nh		88 88	88 81 +	
6 6 6	TITLE - TI (1): Clamshell apparatus for electrochemically treating semiconductor wafers				
D)	Assistant Examiner - XA (1): Smith-Hicks; Erice			83	
- - -	Brief Summary Text - BSTX (2): The present invention relates generally to a method and apparatus for treating the surface of a substrate and more particularly to a method and apparatus for electroplating a layer on a semiconductor wafer.		<i>-⊢⊞</i> -¬		X
7 E7 E9			4		72B
7 9 9 9 8	conductive leads on the wafer are often formed by electroplating (depositing) on electrically conductive material such as copper on the wafer and into patterned trenches.		34B	80A 	
• €				9	
₽ ₽	upon which the electrically conductive material is to be deposited (nereliated the "mefer platting surface"). To insure a uniform deposition, it is important that the electrical contact with-the wafer plating surface be uniform and reliable.				
	Brief Summary Text - BSTX (6): Brogden et al., U.S. Pat. No. 5,227,041 (hereinafter Brogden), teaches a				anningananananananan katalan darah kara dalah kara karan lanan darah karan darah karan darah karan darah karan
Si	A STATE IN THE ASSESSMENT IN IN INTERPRET DATE IN INTERPRET DATE IN INC. A STATE IN INC. A S		se list-reg sp 🐉 EAST - [Defaut	(E) Now case list-eg sp (3) EAST - [Default EA 3] EAST Browser - []	49 75 1 18四個中國中國中國中央